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A B S T R A C T
The aggressive scaling of CMOS process technology has been driv-
ing the rapid growth of the semiconductor industry for more than
three decades. In recent years, the performance gains enabled
by CMOS scaling have been increasingly challenged by highly-
parasitic on-chip interconnects as wire parasitics do not scale at
the same pace. Emerging 3D integration technologies based on
vertical through-silicon vias (TSVs) promise a solution to the inter-
connect performance bottleneck, along with reduced fabrication
cost and heterogeneous integration.
As TSVs are a relatively recent interconnect technology, innov-
ative test structures are required to evaluate and optimise the
process, as well as extract parameters for the generation of design
rules and models. From the circuit designer’s perspective, critical
TSV characteristics are its parasitic capacitance, and thermomech-
anical stress distribution. This work proposes new test structures
for extracting these characteristics. The structures were fabric-
ated on a 65nm 3D process and used for the evaluation of that
technology.
Furthermore, as TSVs are implemented in large, densely inter-
connected 3D-system-on-chips (SoCs), the TSV parasitic capacitance
may become an important source of energy dissipation. Typical
low-power techniques based on voltage scaling can be used,
though this represents a technical challenge in modern techno-
logy nodes. In this work, a novel TSV interconnection scheme is
proposed based on reversible computing, which shows frequency-
dependent energy dissipation. The scheme is analysed using the-
oretical modelling, while a demonstrator IC was designed based
on the developed theory and fabricated on a 130nm 3D process.
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In the end, I hope there’s a little note somewhere
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I N T R O D U C T I O N
Extending integrated circuit (IC) functionality while keeping
cost per silicon area approximately constant has historically
been the fundamental factor behind the growth of the semi-
conductor industry. Ever since Moore’s observation [51] in 1965
chip functionality has been doubling every 1.5-2 years, advancing
from the Intel 4004 with 2,000 transistors to modern generation
microprocessor units (MPUs) that integrate over 1 billion tran-
sistors [35]. While there are indications that this trend might be
slowing down due to planar metal-oxide-semiconductor field-
effect transistor (MOSFET) physical limitations [22], innovative
solutions such as multiple gate field-effect transistors (MuGFETs)
continue to drive the transistor roadmap forward as was recently
demonstrated by Intel on their 22nm node MPU [12]. It can be
reasonably expected that IC transistor density will continue to
increase well into the next decade reaching 10 or even 100 billion
transistors per chip [4].
As transistor gate length, dielectric thickness, and junction
depth are scaled performance in terms of speed and power im-
proves as well. The performance requirements for ICs have been
steadily increasing for succeeding technology generations driven
by market demand. Although transistor scaling has traditionally
been the main technology focus determining both cost and per-
formance of ICs, in recent years the performance gains enabled by
scaling have been gradually challenged by on-chip interconnects.
In an IC interconnects are the conducting wires connecting
devices and functional blocks in the circuit. With smaller tran-
sistors and increased functionality in modern processes, intercon-
nects have been progressively becoming more complex occupying
up to 12 metal layers in the chip. As wire length increased, so
did the signal delay time and power consumption of intercon-
nects, which are typically determined by wire intrinsic parasitics
in terms of resistance-capacitance (RC). It was estimated that a
130nm microprocessor consumed over 50% of dynamic power
on interconnects [41], with a projection that in future designs
up to 80% of microprocessor power would be consumed by
interconnects [3]. Likewise, signal propagation delay of global
interconnects as a portion of the total system delay has been
rapidly increasing for succeeding technology nodes (Figure 1.1).
The rapid increase of the interconnect impact on IC perform-
ance prompted ITRS1 to appoint the realisation of novel and
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Figure 1.1: Scaling trend of logic and interconnect delay [30].
innovative interconnect technologies as one of the “Grand Chal-
lenges” in 2007 [3]. Since then several technologies have been in-
vestigated to address the interconnect bottleneck, such as copper/low-
k interconnects, optical interconnects, and three-dimentional (3D)
interconnects. Although copper/low-k interconnects are more
compatible with current processes and remain the most attractive
option into the near term, 3D interconnects are probably the most
realistic option for meeting future technology trends [53].
Emerging 3D integration technologies based on vertical through-
silicon vias (TSVs) promise a solution to the interconnect per-
formance bottleneck, along with reduced fabrication cost and
heterogeneous integration. TSVs are electrical connections passing
through the silicon substrate and interconnecting separate dies
stacked vertically in a 3D package [69]. While there are several 3D
interconnect technologies [11], TSVs have the potential to offer the
best all around 3D integration technology with their advantages
including reduced parasitics, and high interconnection density.
1.1 research goals and contribution
As TSV is a relatively recent 3D interconnect technology, there are
still challenges to be overcome before TSVs can be widely adopted
and commercialised. Fabrication issues such as, etching, liner
deposition, metallization, and chemical-mechanical planarization
(CMP) steps are in the process of being resolved, or solutions have
already been found [55]. Consequently the next logical step is
the implementation of three-dimentional integrated circuits (3D-
ICs) with more complex functionalities than simple test chips.
However, complex circuit design requires design methodologies
and tools that for 3D-ICs are still at their infancy stage [18].
The motivation behind this project was to accelerate the de-
velopment of such design methodologies and tools for future
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3D-IC designs, by addressing key concerns of the TSV technology
primarily from the circuit designer’s perspective. The research
effort was aimed at developing characterization structures for
evaluating TSV characteristics affecting signal propagation delay,
power consumption, and circuit robustness, as well as proposing
design techniques for overcoming limitations. Although TSVs are
interconnects, their behaviour resembles more to MOSFET devices
than the commonly used back-end-of-line (BEOL) metal wires,
while their integration into silicon introduces new challenges for
ICs. Consequently, under certain conditions conventional design
approaches are sufficient neither for TSV characterization nor for
TSV interconnection.
The TSV parasitic capacitance and thermomechanical stress dis-
tribution are critical TSV characteristics. The parasitic capacitance
affects both delay and power consumption of signals passing
through the TSV interconnect, while thermomechanical stress af-
fects MOSFET device mobility in the vicinity of TSVs. Accurately
determining these parameters is necessary for generating design
rules and models that can be used in TSV-aware design tools. As
part of this project, sophisticated test structures were developed
and fabricated on a 65nm 3D process for extracting the TSV para-
sitic capacitance and thermomechanical stress distribution.
The TSV parasitic capacitance is typically small, however it may
still become an important source of power consumption as TSVs
are gradually implemented in large, densely interconnected 3D-
system-on-chips (SoCs). Although conventional low-power design
techniques based on voltage scaling can be used, this represents
a technical challenge in modern technology nodes. In this work,
a novel TSV interconnection scheme is proposed, which is based
on energy-recovery logic and shows frequency-dependent power
consumption. The scheme is analysed using theoretical modelling,
while a demonstrator IC was designed based on the developed
theory and fabricated on a 130nm 3D process.
The work presented in this thesis was part of a larger research
project undertaken at Imec2, with the goal of improving and
optimising TSV-based 3D integration technology. The author’s
contribution within this project was to propose, design and sim-
ulate the circuits presented in the following chapters, as well as
perform and analyse the experimental measurements.
1.2 thesis outline
This thesis is organised into seven Chapters and two Appendixes
as follows:
2 Imec is a micro- and nanoelectronics research center located in Leuven, Belgium
(http://www.imec.be/)
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Chapter 2 (Background) introduces the basic concepts com-
prising the fields of 3D integration and energy-recovery logic. In
addition, the design flow used for implementing the design part
of this work is described.
Chapter 3 (Characterization of TSV capacitance) presents a
group of test structures for characterizing the TSV parasitic ca-
pacitance under various conditions. The test structures are fab-
ricated on a 65nm 3D process, and the measurement data are
analysed using statistical methods.
Chapter 4 (TSV proximity impact on MOSFET performance)
presents a test structure for monitoring the impact of TSV-induced
thermomechanical stress on MOSFET device performance. The
test structure uses proven design techniques for implementing
a large number of test-cases and accessing numerous devices
with maximum precision. The structure is fabricated and used
for characterizing thermomechanical stress on a 65nm 3D process.
Chapter 5 (Evaluation of energy-recovery for TSV intercon-
nects) investigates the potential of the energy-recovery technique
for reducing the energy dissipation of TSV interconnects in 3D-ICs.
The total energy dissipation per cycle and optimum device sizing
are extracted for the proposed scheme using theoretical model-
ling, while the configuration is evaluated against conventional
static complementary metal-oxide-semiconductor (CMOS) design.
Chapter 6 (Energy-recovery 3D-IC demonstrator) elaborates on
the design of a 3D demonstrator circuit based on the energy-
recovery scheme, under realistic physical and electrical con-
straints. The demonstrator is compared to a CMOS circuit de-
signed with identical specifications using post-layout simulations.
Both circuits are fabricated on a 130nm 3D technology process
and evaluated based on the experimental measurements.
Chapter 7 (Conclusions) summarises the contributions of this
thesis as presented in the previous chapters, and discusses areas
of future work.
Appendix A includes photos used as reference in various parts
of this work.
Appendix B elaborates on the statistical descriptors used in
this work for analysing experimental measurement data.
2
B A C K G R O U N D
The work presented in this thesis contributes in the fields of 3D
integration and energy-recovery logic. This chapter introduces the
basic concepts comprising these two fields; not in extensive detail,
but enough that the reader can understand the motivation and
the choices made in the context of this work. Furthermore, the
full-custom design flow is discussed, that was used to implement
the design part of this thesis as will be presented in the following
chapters.
2.1 3d integrated circuits
CMOS integration technologies are traditionally based on two-
dimentional (2D) planar architectures. Each die is individually
packaged and placed on a printed circuit board (PCB), which is
used to provide mechanical support and interconnection between
different dies and electronic components. A 3D-IC is a stack of
multiple dies (Figure 2.1), vertically integrated and interconnec-
ted, sharing a common package.
There are several motivations for the development of 3D-ICs.
Perhaps the most significant advantage of 3D integration is the
reduced interconnection delay and energy dissipation. In general,
global interconnect delay and energy is linearly related to wire
length in an IC. By using 3D integration, modelling of simple
3D-IC architectures has demonstrated that up to 50% reduction in
global interconnect length may be achieved [24], with comparable
reductions in delay and energy.
Another advantage of 3D integration is heterogeneous integra-
tion. Presently, 2D planar architectures limit designers to a single
fabrication technology for both the analog and digital parts of
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Figure 2.1: Comparison of 2D/3D Integration.
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a circuit. The common practice is to use an inexpensive digital
process for the complete design, which is usually inefficient for
implementing analog circuits. In contrast, a 3D-IC allows for the
most suitable process technology to be used for implementing
each part of the design. In addition other components may be
integrated in the same circuit, such as microelectromechanical
systems (MEMS) [80] and passive devices [66] (resistors, capacitors,
inductors), enabling ICs with novel functionalities.
The replacement of long horizontal global interconnects with
short vertical ones allows for reduced die size as well, which is
directly related to the fabrication cost. Also the vertical integ-
ration of dies in the same package, removes the need for the
spacing overhead between components that is necessary in PCBs,
increasing the area efficiency and reducing the form factor.
2.1.1 3D integration approaches
3D integration may be achieved using several microelectronic
technologies, which result in different densities and capabilities.
The levels of 3D integration can be reasonably classified into three
major technology platforms [11, 4], based on the interconnect
wiring hierarchy and the industrial infrastructure:
• 3D system-in-package (3D-SIP): Stacking of individual pack-
ages.
• 3D wafer-level-packaging (3D-WLP): Stacking of embedded
dies by wafer-level-packaging (WLP).
• 3D stacked-IC (3D-SIC): TSV-based vertical system integra-
tion.
The 3D-SIP integration is based on traditional packaging intercon-
nect technologies. Each sub-system is integrated in a system-in-
a-package (SIP) fashion (Figure 2.2) using wire-bonds for inter-
connection, and subsequently each SIP subsystem is assembled
vertically to create package-on-package 3D stacks (Figure 2.3).
3D-SIP is currently the most mature technology and has already
reached volume production. It provides with increased function-
ality in a smaller form factor and low cost. However, interconnect
density is limited, since both wire bond pads and solder bumps
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Figure 2.4: Imec’s 3-D SIP wireless bio-electronic sensor [67].
Micro bump
Interposer
TSV
Passivation
Frond side
Si
Die1
Die2
Die3
Figure 2.5: 3D wafer-level-packaging.
take up a large area on silicon due to their large pitch. The long
bond wire length can also significantly distort signals due to
its intrinsic parasitics. Hence, this approach offers limited per-
formance when compared to other 3D interconnect solutions. An
example of 3D-SIP application is the wireless bio-electronic sensor
(Figure 2.4) developed at Imec [67].
3D-WLP integration is based on WLP technology, directly stack-
ing individual dies face-to-face using flip-chip micro-bumps for
interconnection. The 3D interconnects are processed after IC pas-
sivation using WLP techniques and may also be realised using
TSVs (Figure 2.5). The TSVs, if existing, are much larger than the
equivalent interconnections in a 3D-SIC, typically in the range of
20− 40µm (1− 5µm in 3D-SIC) [11].
The 3D-SIC technology [69] is similar to a 2D SoC approach,
except that circuits exist physically on different layers and vertical
interconnects replace the global interconnections of the SoC. 3D-
SICs (Figure 2.6) are based on TSV interconnections and have the
potential to offer the best all around3D integration technology. The
advantages of TSV-based 3D-SICs include the short interconnect
length (reduced parasitics), and the high interconnection density.
However, the additional process steps required for implementing
the TSVs increase manufacturing cost.
A comparison between the discussed 3D interconnect technolo-
gies is attempted in Table 2.1.
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3D interconnect
technology
Advantages Disadvantages
3D system-in-
package (3D-SIP)
Simple, existing
technology, best
heterogeneous
integration
Performance
(speed, power), low
density,
manufacturing cost
in high-quantities
3D wafer-level-
packaging (3D-
WLP)
Existing
technology, good
compromise
between
performance-
manufacturing
cost
Average
performance and
density
3D stacked-
IC (3D-SIC)
Performance
(speed, power),
high density,
manufacturing cost
in high-quantities
Manufacturing cost
in low-quantities,
not ready for
manufacturing
Table 2.1: 3D interconnect technologies comparison.
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2.1.2 TSV interconnects
Of particular interest to this PhD thesis is the 3D-SIC approach
developed at Imec and specifically the TSVs used for vertical
interconnection.
In Imec’s 3D-SIC process [69, 73], TSVs are created prior to the
BEOL processing. The TSV process steps are illustrated in Fig-
ure 2.7. After processing of the CMOS front-end-of-line (FEOL) and
pre-metal dielectric (PMD) stack, the TSV hole is plasma-etched
with a diameter of 5µm and a minimum pitch of 10µm. A thin
chemical vapor deposition (CVD) oxide layer (∼ 200nm) is then
deposited for insulating the TSVs from the substrate. The metal-
lization sequence consists of a tantalum nitride (TaN) barrier de-
position and filling of the TSV hole with electroplated copper (Cu).
Finally, the Cu overburden is removed in a top-side CMP step and
a standard 2-metal layer BEOL process is applied to finalise the
die.
Before stacking, the wafer is mounted on a temporary carrier
and thinned down to a silicon (Si) thickness of ∼ 25µm, leaving
the TSV Cu exposed on the back-side of the wafer (Figure 2.8).
After dicing, the dies are stacked by Cu-Cu thermocompression
in a die-to-die (D2D) or die-to-wafer (D2W) fashion (Figure 2.9)
using a tacky polymer as an intermediate glue layer, such as
benzocyclobutene (BCB) (er = 2.7). Target technology parameters
for Imec’s 3D-SIC 130nm and 65nm processes are summarised in
Tables 2.2 and 2.3 respectively.
As TSV is a relatively new 3D interconnect technology, there
are several challenges to be overcome before TSV technology can
be widely adopted and commercialised. Issues in the fabrication,
like etching, liner deposition, metallization, and CMP steps, are
in the process of being resolved, or solutions have already been
found [55]. On the contrary, design methodologies for TSV-based
ICs are still at their infancy stage [18].
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Minimum device
channel length (nm)
130
Supply voltage (V) 1.2
Routing layers 2
TSV diameter (µm) 5
TSV pitch (µm) 10
TSV length (µm) 22
TSV resistance (mΩ) ~20
TSV capacitance
( f F)
~40
Wafer diameter
(mm)
200
Table 2.2: Technology paramet-
ers for Imec 3D130
process.
Minimum device
channel length (nm)
70
Supply voltage (V) 1.0
Routing layers 2
TSV diameter (µm) 5
TSV pitch (µm) 10
TSV length (µm) 40
TSV resistance (mΩ) ~40
TSV capacitance
( f F)
~80
Wafer diameter
(mm)
300
Table 2.3: Technology paramet-
ers for Imec 3D65 pro-
cess.
Approaching the technology challenges from the designer’s
perspective, we can emphasise on the following issues: design
tools, thermomechanical stress, thermal analysis, electrical char-
acteristics, and testing.
Design tools
Although it is possible to design 3D-ICs using existing tools by
utilising ad hoc techniques, as 3D implementations become more
advanced “native” 3D design and analysis tools will become
necessary. A few physical layout tools are currently available
for TSV-based design [2], however they do not offer automatic
partitioning, placement, and routing. Moreover, there are no
available commercial tools for evaluating performance (speed,
power), reliability, and manufacturability in 3D-IC designs.
Thermomechanical stress
TSV fill materials may include copper (Cu), tungsten (W), or
polysilicon[20]. The large mismatch in the coefficient of thermal
expansion (CTE) between the fill material of the TSV (17 · 10−6/K)
and the Si surface (3 · 10−6/K), induces mechanical stress around
the vias. As Cu contracts much faster than Si, it pulls the surface of
the surrounding bulk while cooling down, causing tensile stress
in the area [25]. Since even low stress values affect carrier mobility
in MOSFET devices [71], performance shift of the transistors in
proximity to TSVs may occur.
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The intensity of TSV-induced stress depends on various condi-
tions such as, TSV geometry, device proximity, and process char-
acteristics. Defining design rules, such as keep-out-zones (KOZs),
for digital and analog circuits and generating stress-effect models
is an important milestone for implementing TSV-aware circuits
with predictable performance. Simulations predict the complex
distribution of thermomechanical stress [40], which emphasises
the need for sophisticated characterization structures that can
monitor stress impact with precision and verify simulation mod-
els. In Chapter 4, a characterization structure is presented for
evaluating the impact of TSV-induced thermomechanical stress
on MOSFET device performance.
Thermal analysis
The close proximity of dies in a 3D-IC vertical stack increases
the heat density proportionally to the number of stacked dies.
As temperature affects transistor parameters, such as leakage
current, accurate thermal analysis is required for 3D-ICs to ensure
that design specifications are met. Presently, tools for thermal
analysis of planar ICs are available, however they have to be
adapted for use with complex 3D systems, so as to reduce run
time and improve the accuracy of TSV models [18]. In addition,
“thermally-aware” design tools are required, which can partition
the design in such a way that high heat generating components
are placed on layers in proximity to the heat-sink.
Electrical characteristics
The electrical characteristics of TSVs such as, delay, crosstalk, sig-
nal integrity (SI), and power integrity (PI), dictate many aspects of
a 3D-IC design. Proper evaluation of TSV characteristics, typically
through simulation means, is critical for accurately predicting the
performance of a 3D system [57].
Several attempts have been made to generate models of the
TSV structure [77, 27], using its intrinsic resistance-inductance-
capacitance (RLC) parasitics in an equivalent circuit model. The
RLC parasitics depend on the materials and geometry of the TSV
structure, while prior work has indicated that these parameters
are relatively small, with the capacitance assuming the dominant
role on TSV electrical properties [27]. For verifying the accur-
acy and calibrating the models, experimental measurements are
required using compatible characterization structures. Such struc-
tures are presented in Chapter 3, which were used for extracting
the TSVs parasitic capacitance of an experimental 3D process.
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Testing
Testing ICs for defects is crucial for guaranteeing a sufficient man-
ufacturing quality. The unique processing steps of TSVs such as,
wafer thinning, alignment, and bonding, introduce new types of
defects that should be considered during testing [46]. Further-
more, finding and diagnosing defects in TSV interconnections is
considerably more challenging than 2D interconnects, considering
that it is not possible to gain physical access to the vias after the
top die has been placed. All these factors emphasise the need for
new testing structures and methodologies for testing 3D systems.
2.2 energy-recovery logic
TSV 3D interconnect technology aims to reduce delay and en-
ergy dissipation when compared to the traditionally used planar
BEOL interconnections. A key TSV characteristic is its parasitic
capacitance, discussed in Chapter 3, which is typically small
(Tables 2.2 and 2.3), influencing proportionally both delay and
energy dissipation. Although TSV technology offers significant
performance improvements to previous solutions, a low-power
interconnection scheme may still be desirable under certain con-
ditions due to specific characteristics of TSV technology:
1. The TSV capacitance may become a concern in future large,
densely interconnected 3D-SoCs, as it increases linearly with
the number of tiers and interconnections.
2. Since interconnects do not follow transistor scaling, tran-
sistor gate capacitance will always be smaller than intercon-
nect capacitance. With the gap tending to widen in future
technologies, it can be reasonably expected that 3D intercon-
nects will become a performance bottleneck in ICs, just as
the BEOL interconnections preceding them.
Furthermore, conventional CMOS low-power design techniques
based on voltage scaling represent a technical challenge in mod-
ern technology nodes, as process, voltage, temperature (PVT) vari-
ations and increased leakage [61] decrease in practice the range
over which voltages may be scaled. An interesting low-power
design approach is energy-recovery logic, which demonstrates
frequency-dependent energy dissipation. Energy-recovery logic
is a design technique for minimising the energy dissipation of
computing devices well below typical CMOS limits. Its major lim-
itation is the requirement for passive components to generate
time-variable signals, which cannot be efficiently integrated into
current generation ICs. TSV-based 3D stacking and heterogeneous
integration of high-quality passive devices [66] may enable the
use of novel design techniques, such as energy-recovery, that
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Figure 2.10: Conventional AND gate.
were not practically feasible in the past due to technology lim-
itations. In this PhD thesis, energy-recovery is used for driving
TSV-based interconnections in a low-power scheme discussed in
Chapters 5 and 6.
Historically, energy-recovery logic has its roots in reversible
computing. Reversibility is a concept from thermodynamics de-
scribing physical processes that, after they have taken place, can
be reversed without loss or dissipation of energy. Reversible
processes cause no change in the entropy of the system or its
surroundings (do not generate any waste heat), therefore they
achieve maximum energy efficiency. The concept of reversibility
in thermodynamics may be extended to logical reversibility, if
a computation can be implemented in such a way, that it is al-
ways possible to determine the previous state of the computation
given a description of its current state. In practical terms, logical
reversibility would require that all information about the state of
the computation, in any stage, is retained, and never discarded.
Yet, the typical computing device is not reversible (irreversible)
and as Landauer [36] has shown, there is a fundamental min-
imum amount of energy that must dissipated in such devices.
This minimum energy dissipation is known as the Von Neu-
mann - Landauer limit and is at least kT ln 2 per irreversible bit
computation. The irreversible operation of conventional comput-
ing can be demonstrated using the AND gate as an example
(Figure 2.10). The AND gate has two input lines and one output.
When both inputs are at logical 1, the output is 1, however the
output is 0 in all of the remaining three combinations that have a
logical 0 on the inputs. Hence, every time the gate’s output be-
comes 0, there is loss of information, since we cannot determine
exactly which input state caused the logical 0 at the output.
Computations do not necessarily have to be irreversible, as
was shown by Bennett [9], and thus it is still possible to break
the kT ln 2 limit. A reversible computing device would have to
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perform each computation twice, the first time in the forward
direction, applying the inputs to a logic function and obtaining
the result, and the second time backwards, computing the inverse
function and returning the system to its initial state. If a com-
putation could be performed in such a way, and implemented
on non-dissipative hardware, its energy requirements could be
potentially reduced to zero [10].
In practice, even if a circuit is designed to be logically reversible,
achieving zero-energy computations utilising existing electrical
circuits is limited, considering that any process merely involving
charge transfer will result in dissipated energy. Nevertheless, it is
still possible to reduce the energy dissipation during charge trans-
ferring to “asymptotically zero” levels, applying circuit design
techniques generally known as adiabatic switching [8, 31].
The operating principle of adiabatic switching can be best
explained by comparing it to conventional CMOS switching. In a
conventional CMOS circuit (Figure 2.11), when the switch closes
(typically the pull-up network) a certain amount of charge Q =
CVDD is pulled out of the positive power supply rail that charges
the load capacitance C up to VDD. The energy transferred from
the power supply during the charging period (T) is [59]:
E = QVDD = CV2DD (2.1)
From the total transferred energy only half ( 12 CV
2
DD) is stored
on the capacitor C, while the other half is dissipated on the
switch and interconnect resistance R. As can be derived from
Equation 2.1, to reduce the energy dissipation in conventional
CMOS, either the supply voltage VDD has to be reduced, or the
load capacitance C.
The adiabatic charging of an equivalent node capacitance C
is modelled in Figure 2.12. In contrast to the conventional CMOS
circuit, the supply voltage in this case is not constant, but time-
variable with a slow rising time (T  RC). If the charging period
of the capacitor (or rising time of the voltage supply) is T, then it
can be proven [82, 60] that the energy dissipated on the resistance
R would be proportional to:
EAdiabatic ∝
(
RC
T
)
CV2DD (2.2)
The distinct advantage of adiabatic switching is that the slow
rising time of the supply voltage, keeps the voltage difference
(and thus current flow) on the resistance R low at all times. As
the charge transfer is spread more evenly over the entire charging
period, the energy dissipation (E = I2R) is greatly reduced. In
addition, as can be derived from Equation 2.2, increasing the
charging period (T) can potentially reduce the energy dissipation
to arbitrary low levels irrespective of the VDD or C parameters.
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Conventional CMOS Energy-recovery CMOS
2 states: True, False 3 states: True, False, Off
Energy of information bit
dissipated as heat on the
pull-down network
Energy of information bit
recovered by the
power-supply
High speed Low/medium speed
High energy dissipation Very low energy dissipation
Area efficient Some area overhead
Table 2.4: Comparison energy-recovery/conventional CMOS.
Combining reversible computations with adiabatic switching
techniques allows for circuit implementations with extremely low
energy dissipation compared to conventional designs [37, 38].
However, fully reversible circuits in CMOS technology suffer
from high area overhead, as the inverse logic function has to
be implemented and intermediate logic states must be stored to
enable reversibility of the computation [8]. In cases where the
overhead of full reversibility is too high, it can be significantly
reduced by allowing some information to be occasionally dis-
carded without sacrificing much of the energy benefits. These
circuits that partially apply the principles of reversible comput-
ing and adiabatic switching to achieve low, but not zero, energy
dissipation are called energy or charge recovery [31].
A comparison between energy-recovery and conventional CMOS
is summarised in Table 2.4.
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2.2.1 Energy-recovery architectures
Several energy-recovery circuit architectures have been proposed
in the literature over the past years. Examples of logic families are,
2 nMOS/2 pMOS adiabatic logic (2N-2P) [33], efficient charge re-
covery logic (ECRL) [50], pass-transistor adiabatic logic (PAL) [54],
clocked adiabatic logic (CAL) [45], quasi-static energy recovery
logic (QSERL) [83], and boost logic [62]. These architectures apply
the principles of reversible computing and adiabatic switching
to a variable degree, while their differences are mainly related
to characteristics such as: single/dual-rail logic style, number of
clock phases, charging/discharging path, and energy efficiency.
A simple configuration is the 2N-2P family of logic circuits
(Figure 2.13), which is based on the differential cascode voltage
switch logic (DCVSL) circuit [59]. The timing diagram of the 2N-2P
circuit is presented in Figure 2.14, using an idealised adiabatic
voltage supply. Initially, the voltage supply is in the WAIT phase
(LOW), keeping the outputs in the LOW state. Then the inputs are
set complementary to each other, and the supply voltage ramps
up. As the inputs are evaluated, the output that was enabled by
the pull-down network follows the power supply until it reaches
VDD. At that moment the inputs return to the LOW state, and
after a certain period of time in the HOLD “1” phase, the voltage
supply ramps down discharging the output. As can be observed,
the average voltage supply during the computation cycle is well
below VDD, which can be advantageous in modern technology
nodes where leakage currents are of a concern.
The adiabatic charging/discharging takes place during the
ramping up/down of the EVALUATE/RESET phases, while the
reverse computation occurs during the RESET phase, when the
transferred charge is returned to the power supply. However,
the reversibility of the circuit is only partial, since the p-channel
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Figure 2.15: Adiabatic driver.
MOSFET (PMOS) transistor that was turned-on by the pull-down
network will be forced to turn-off when the output is approxim-
ately a threshold voltage above zero. This will cause some charge
to be trapped on the output, which will be dissipated as heat on a
subsequent cycle. Using the 2N-2P circuit, arbitrary logic functions
may be implemented in the place of the pull-down network.
The energy efficient characteristics of energy-recovery logic can
be also beneficial for driving large load capacitances. A circuit
that may be used in such case is the adiabatic driver/amplifier
(Figure 2.15) [8].
The input of the adiabatic driver is dual-rail encoded, as well as
the output. The operation principle is straightforward. First the
inputs are set to valid values and then an adiabatic time-variable
signal goes through the pass-gate, charging the load capacitance
at the output to its maximum value. The output is now valid
and can be used by other stages to perform computations. Sub-
sequently the output slowly discharges returning the charge back
to the power-supply. Energy is saved by two methods. Firstly,
the slow-rising adiabatic signal forces a low voltage difference
between the inputs of the pass-gate, resulting in low current
and thus low energy dissipation. Secondly, the energy that is
not dissipated as heat during the transfer is returned back to
the power-supply, which can be re-used in the next computation
cycle.
Circuits utilising the energy-recovery technique have been suc-
cessfully implemented in the past, while they have demonstrated
great potential whilst driving highly-parasitic global intercon-
nects, such as clock distribution networks [42, 63].
2.2.2 Power-clock generators
Energy-recovery circuits require specialised power supplies that
can generate multiple-phase time-variable adiabatic signals and
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recover charge. Since the power supply in an energy-recovery
circuit provides with both the power and clock signal, they are
referred to as power-clock generators (PCGs) [6]. The power-clock
generators fall into two categories: staircase, and resonant gener-
ators.
Staircase generators use the stepwise charging technique [68].
The basic circuit (Figure 2.16) is composed of N number of tank
capacitors (CT) that are successively discharged in N steps, un-
til the load capacitance (CLOAD) is charged to the maximum
voltage level. This technique attempts to “emulate” the adiabatic
charging/discharging signal, while its linearity depends on the
number of charging steps N. The advantage of staircase generat-
ors is that they can be easily integrated on-chip, since they do not
require inductors as is the case with resonant generators. How-
ever, both speed performance and energy efficiency are relatively
low.
Resonant generators [44] are based on inductance-capacitance
(LC) oscillators. A simple circuit is the 1N single-phase power
clock generator of Figure 2.17. If R is the resistance of the adia-
batic driver in Figure 2.15, then the load capacitance (CLOAD)
along with a resonant-tank inductor (L) form an RLC oscillator
resonating at:
f =
1
2pi
√
LCLOAD
(2.3)
As typical for RLC oscillators, the shape of the power-clock
is a sinewave, which approximates the idealised waveform of
Figure 2.14. Energy is transferred adiabatically during the rising
half of the sinewave, while on the falling half the energy is
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partially recovered and stored in the inductor for later use. RLC
oscillators are very energy efficient power-clock generators and
can operate at high speeds. However, inductors may be difficult
to implement on-chip.
2.3 full-custom design flow
All circuits presented in this thesis were designed using the full-
custom approach since the target fabrication technology was an
experimental 3D process, for which, neither standard cells nor
dedicated 3D design tools were in our disposal.
In the full-custom design methodology, each individual tran-
sistor and associated connectivity in the integrated circuit is
manually specified in the layout level by the designer. Full-custom
is considered to be superior to standard-cell design, when the
main concern is circuit performance and area efficiency. Further-
more, full-custom design approaches are essential in cases where
specialised circuitry are to be designed, or when standard cell
libraries are not available.
The electronic design automation (EDA) environment that was
used, was based on Cadence1 applications and tools as integ-
rated in the Design Framework II (DFII version 5.1.41). Cadence
DFII consists of tools for design management (library manager),
schematic entry (Virtuoso schematic), physical layout (Virtuoso
layout), verification (Assura), and simulation (Spectre). These
tools are completely customisable supporting various process
technologies through foundry-specific design kits. In our case,
1 Cadence Design Systems, Inc (http://www.cadence.com/)
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the Assura tool was replaced by Mentor Graphics2 Calibre for
the verification step.
Our customised design flow is illustrated in Figure 2.18. Ini-
tially, the circuit is captured at the transistor-level using the
schematic editor (Figure 2.19) and the completed design is simu-
lated and modified until it conforms to the design specifications.
The same circuit is re-created in the layout editor (Figure 2.20)
where the detailed geometries and positioning of each fabrication
mask layer is described. The layout must conform to a series of
process design rules and any violations of these rules can be de-
tected during the design rule check (DRC) step. Subsequently the
layout design is translated to a circuit description (netlist), which
is compared to the initial circuit in the schematic editor during
the layout versus schematic (LVS) step. If the two designs match,
the interconnectivity and transistor parasitics are estimated from
the layout design, and another netlist is created which includes
these parasitics. This detailed netlist can be simulated to get a
more accurate estimation of the circuit behaviour, including the
influence of parasitics.
2.4 summary
In this chapter, the reader was introduced to the basic concepts
and terminology that are relevant in the context of this thesis.
The following chapter begins the discussion of the research part
of this work, presenting a group of test structures that were used
for the electrical characterization of the TSV parasitic capacitance
in an experimental 3D process.
2 Mentor Graphics, Inc (http://www.mentor.com/)
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Figure 2.19: Inverter in Virtuoso
schematic.
Figure 2.20: Inverter in Virtuoso
layout.
3
C H A R A C T E R I Z AT I O N O F T S V C A PA C I TA N C E
3.1 introduction
In a semiconductor process technology, electrical characterization
is crucial for testing device performance and reliability after going
through the process fabrication steps. Electrical characterization
verifies the electrical properties of devices to specifications, and
provides feedback to the wafer fabrication process engineers for
improving and optimising the process technology.
In a 3D system, the electrical behaviour of the TSV can be
modelled in terms of its resistance-inductance-capacitance (RLC)
parasitics as discussed in 2.1.2 (page 12). Parasitic models are typ-
ically used for simulating circuit behaviour and they are critical
for accurately predicting the performance of a 3D system during
design verification [57].
From the RLC parasitics associated with a TSV, capacitance
assumes the most significant role on its electrical properties, such
as energy dissipation, and delay [27]. The capacitance’s role is so
dominant, that for latency and signal integrity (SI) analysis the
TSV behaviour can be modelled by considering the capacitance
alone [21]. Thus, accurate characterization of the TSV capacitance
is highly desirable when designing a 3D system.
Typical laboratory capacitance measurement techniques based
on LCR1 meters require well controlled process technologies for
realising a high number of devices without defects, which might
not be possible at the current maturity level of TSV process tech-
nology. In this chapter, an alternative measurement technique is
proposed for accurate on-chip characterization of the TSV parasitic
capacitance. Test structures based on this technique are fabricated
on a 65nm 3D process (Table 2.3, page 11), and used for charac-
terizing the TSV parasitic capacitance under various conditions.
The experimental measurements are analysed using statistical
methods, and the proposed test structures are evaluated.
3.2 tsv parasitic capacitance
A typical isolated 2D back-end-of-line (BEOL) metal wire can be
modelled as a conductor over a ground plane (Figure 3.1). Since
the conductor is separated from the ground plane by a dielectric
1 LCR meter is a measurement equipment used to determine the inductance (L),
capacitance (C), and resistance (R) of devices based on impedance measure-
ments.
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Figure 3.1: Isolated 2D wire capacitance.
material (εox), its electrical behaviour closely resembles that of
a capacitor. The basic formula for calculating a parallel plate
capacitance is:
C =
εox
h
wl (3.1)
In practice, calculating the parasitic capacitance of a BEOL metal
wire is significantly more complex, since fringing fields increase
the total capacitance value [78]. Nevertheless, whether a 2D metal
wire capacitance is calculated using Equation 3.1, or more com-
plex formulas [85], its value is only dependent on geometrical
characteristics and the dielectric material.
In that context, 3D interconnects in the form of TSVs do not
behave as simple wires, but as devices. The TSV copper (Cu) is
surrounded by silicon (Si) and these two materials are separated
by a dielectric oxide liner (Figure 3.2). This structure resembles
a metal-oxide-semiconductor (MOS) capacitor, and as has been
shown by modelling and measurements [27], exhibits distinct
accumulation, depletion and inversion regions (Figure 3.3). The
TSV capacitance attains its maximum value (Cox) in the accumula-
tion, when Vbias < VFB (flatband voltage), and inversion regions
(Vbias > Vth, f < 1kHz).
The bias voltage and frequency dependency of the TSV capacit-
ance complicates both modelling and the experimental measure-
ment of its parasitic capacitance. Furthermore, the MOS behaviour
of TSVs is not desirable in circuits using 3D interconnections. For
that reason, special techniques are employed [28] that shift the
TSV C-V characteristic in such a way that for typical circuit oper-
ating voltages (0− VDD) the TSV capacitance is constant and at
its minimum value (Figure 3.3).
3.3 integrated capacitance measurement techniques
Extracting the TSV parasitic capacitance requires the use of meas-
urement techniques that are compatible with the particular TSV
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characteristics as indicated in the previous section. The tech-
niques commonly used for measuring integrated capacitances in
a laboratory environment can be classified into two categories:
1. Measurements based on external instruments; these can be
direct capacitance measurements, LCR meter based [52], or
RF S-parameter based measurements [39].
2. On-chip capacitance measurements; examples are the ref-
erence capacitor technique [32], ring-oscillator based [26],
and charge-based [15].
The disadvantage of using external instruments directly connec-
ted to the device under test (DUT) is that the measurement setup
introduces additional parasitics, that have to be subtracted from
the measurement result. Using standard measurement setups,
significant noise is added when attempting to determine capa-
citances well below 1pF, due to the influence of the instrument
parasitics [64]. In cases where the DUT capacitance is small, such
as the femto-Farad TSV capacitance (Table 2.3), a large number of
identical devices (typically in the hundreds) can be connected in
parallel to increase the total capacitance value [75]. However, this
method is only usable with process technologies that are well
controlled and allow the realisation of a high number of devices
without defects. In general, the extracted capacitance of the whole
population may not be representative of a single device [56], and
as a result individual device measurement accuracy may suffer.
On-chip techniques can achieve better accuracy when the DUT
capacitance is small. Although DUT yield is not critical, the pro-
cess technology should allow the integration of active devices
and their parameters should be known to a reasonable degree.
A simple, yet, high resolution technique is the charge-based ca-
pacitance measurement (CBCM) , which can be used to extract
capacitances down to the atto-Farad range [15].
In the CBCM technique, the DUT capacitance (CDUT) is charged/dis-
charged at frequency f using a pseudo-inverter (Figure 3.4), while
the average charging current (Im) is measured with a laboratory
ammeter. Since transistor and wiring parasitic capacitances are in
parallel with the DUT capacitance, a second (reference) inverter is
used to measure these parasitics (Ire f ), which are then subtracted
from the calculated result. The DUT capacitance is calculated as
follows:
CDUT =
Im − Ire f
VDD · f (3.2)
The accuracy of the CBCM technique can be further increased
by measuring the charging current over a range of frequencies.
The DUT capacitance can be then calculated from the slope of
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Figure 3.4: CBCM pseudo-inverters.
Inet (Im − Ire f ) (Figure 3.5). The accuracy is greatly improved as
pseudo-inverter leakage current is removed from the extracted
result (slope is not affected by constant biases), and also defective
DUTs can be detected by inspecting the linearity of the current/-
frequency plot.
The CBCM technique has been previously used for measuring
BEOL metal interconnect parasitic capacitances [15], and MOSFET
capacitances [64]. In this work CBCM is proposed for the on-chip
measurement of the TSV parasitic capacitance. CBCM is compat-
ible with the TSV parasitic capacitance on the premise that the
voltage and frequency ranges of CBCM are selected such that
the TSV is forced into a region where its capacitance is constant.
As was shown in the previous section (Figure 3.3) TSV capacit-
ance is constant for typical circuit operating voltages, while the
frequency dependency of the capacitance becomes significant
only in the multi-MHz/GHz range [39]. Therefore, operating the
CBCM pseudo-inverters in the 0− VDD range and below 1MHz
should be adequate to avoid the MOS behaviour of the TSV.
3.4 electrical characterization
A group of test structures based on the CBCM technique were
implemented for on-chip characterization of the TSV capacitance
on Imec’s 65nm 3D process technology (Table 2.3). As it is common
in IC design, maximising the utilisation of the available chip
area is one of the priorities of the design effort. For that reason,
supplementary test structures were designed and implemented
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on the same chip that went beyond the core objectives of this
work.
The complete design consisted of 6 test structures, 5 for ex-
tracting the TSV capacitance under various conditions based on
CBCM, and 1 additional experiment for direct measurement of
the RC constant. All test structures are presented in this section,
however due to equipment and material availability only the
most significant were measured and analysed.
3.4.1 Physical implementation
In the CBCM technique the extraction accuracy of the TSV capacit-
ance is highly dependant on the design of the pseudo-inverters.
The ’reference’ pseudo-inverter in CBCM is used for measuring
both the wire parasitic capacitance, and the inverter parasitics in
the form of diffusion and gate-drain overlap capacitances. There-
fore, it is critical that the two pseudo-inverters are identical in
terms of parasitics, as any mismatches will appear in the extrac-
ted measurement result.
Transistor mismatch is mostly influenced by process technology
parameters, however it is possible to minimise process variations,
such as in the poly gate length, by applying special design tech-
niques. A major cause of gate length variation is the polysilicon
pitch to neighbours, and one way to mitigate that effect is to fill
unused space between transistor gates with polysilicon dummies
[13]. This technique was widely used in the CBCM pseudo-inverter
design presented in this work (Figure 3.6). Concurrently, the
inverter transistors were designed with relatively large dimen-
sions for the implementation process technology (P:10µm/1µm,
N:5µm/1µm), so as to minimise the effect of variation as a per-
centage of the transistor parasitics.
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Figure 3.6: CBCM pseudo-inverter pair in layout.
Imec’s 65nm 3D process allows for 2-tier vertical stacking of
dies (TOP and BOTTOM), with the TSV passing through the
TOP die Si substrate as illustrated in Figure 3.2. The I/O for
each test structure was accessible through a standard 2× 12 test
pad module on the TOP die compatible with our wafer probe
test system. The 2× 12 test pad module (PRC1) along with the
complete test structure design is illustrated in Figure 3.7, while a
micrograph image of the fabricated chip can be seen in Figure 3.8.
The CBCM pseudo-inverters were implemented on either TOP
or BOTTOM tier, while the TSVs were connected to the invert-
ers from TOP or BOTTOM and arranged in 4 configurations (1,
1× 2, 2× 2, 2× 5) with different pitch distances. The 6 test struc-
tures available on the PRC1 test pad module are summarised in
Table 3.1. A detailed description of the test structures (’A’, ’B’, ’C’,
’D’, ’R’ and ’E’) follows in the paragraphs below.
Structure ’A’: Single TSV capacitance (TOP die)
The purpose of test structure ’A’ (Figure 3.9) is to extract the capa-
citance of a single TSV when it is electrically accessed through the
TOP die. The structure is composed of 3 pseudo-inverters con-
nected to the TSVs using identical geometry Metal-2 layer wires,
whose capacitance is also measured (Reference). In addition to
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Figure 3.7: PRC1 test pad module
(layout).
Figure 3.8: PRC1 test pad module
(micrograph).
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Structure A B
TSVs - 1 2x5 - 1 2x5
Inverter
location
TOP TOP TOP BTM BTM BTM
TSV
connection
TOP TOP TOP BTM BTM BTM
Multi-TSV
connection
- - TOP - - BTM
Multi-TSV
pitch (µm)
- - 15 - - 15
Pad name AREF A1 A10 BREF B1 B10
Structure C D
TSVs 2x2 2x2 2x2 2x2 1x2 1x2
Inverter
location
TOP TOP TOP TOP TOP TOP
TSV
connection
TOP TOP TOP TOP TOP TOP
Multi-TSV
connection
TOP TOP TOP TOP TOP BTM
Multi-TSV
pitch (µm)
10 15 20 50 20 20
Pad name C10 C15 C20 C50 DTOP DBTM
Structure R E
TSVs 1 1 - 1x2 1x2
Inverter
location
TOP TOP TOP TOP TOP
TSV
connection
TOP TOP - TOP TOP
Multi-TSV
connection
- - - TOP BTM
Multi-TSV
pitch (µm)
- - - 20 20
Pad name R1 R2 EREF EC ERC
Table 3.1: Test structures on the PRC1 module.
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Figure 3.9: Structure ’A’ - Single TSV capacitance (TOP die).
the single TSV DUT, the structure also contains 10 parallel TSVs
arranged in a 2× 5 array with a 20µm pitch. Since the suitability
of the CBCM method for extracting the small TSV capacitance was
undetermined during design time the 2× 5 array was included as
a precaution, effectively increasing the DUT capacitance an order
of magnitude.
Structure ’B’: Single TSV capacitance (BOTTOM die)
The design of structure ’B’ is similar to the structure ’A’, as
described above. The only difference is that the CBCM pseudo-
inverters are implemented on the BOTTOM die (Figure 3.10),
while connectivity to the TSVs is provided using a wire on the
Metal-2 layer of the BOTTOM die. The purpose of this structure
is to examine whether the perceived TSV capacitance varies when
it is accessed from the BOTTOM side.
Structure ’C’: Variable pitch TSV capacitance
The use of minimum TSV pitch in designs is highly desirable so
as to minimise total chip area. The purpose of test structure ’C’
(Figure 3.9) is to investigate whether TSV pitch has an effect on
the parasitic capacitance. It has been previously reported in the
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Figure 3.10: Structure ’B’ - Single TSV capacitance (BOTTOM die).
literature that TSV proximity to other TSVs may affect its parasitic
capacitance, probably through an interaction with the oxide liner
[23]. Test structure ’C’ aims to verify the presence of the pitch
effect on the 65nm 3D process.
The CBCM pseudo-inverters are implemented on the TOP die
(Figure 3.11), while the TSVs are connected in parallel in groups of
4 with variable pitch distances at 10µm, 15µm, 20µm, and 50µm.
All groups connect to the pseudo-inverters using identical length
wires. Since wire parasitics are not measured, their value is not
extracted from the measured TSV capacitances, thus the results
are relative.
Structure ’D’: TSV capacitance with interconnection on TOP or BOT-
TOM die
The purpose of structure ’D’ (Figure 3.12) is similar to structure
’B’, which is to examine whether the perceived TSV capacitance
changes when it is accessed from the BOTTOM die. However, in
this structure the CBCM pseudo-inverters are implemented on the
TOP die, in the case the front-end-of-line (FEOL) active devices of
the BOTTOM die were not capable of operating properly after
fabrication and stacking.
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Figure 3.11: Structure ’C’ - Variable pitch TSV capacitance.
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Figure 3.12: Structure ’D’ - TSV capacitance measurement with inter-
connection on TOP or BOTTOM die.
3.4 electrical characterization 35
Metal2 (TOP)Metal1 (TOP)
Figure 3.13: Structure ’R’ - Evaluation of TSV capacitance measurement
accuracy.
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Figure 3.14: Structure ’E’ - TSV capacitance effect on signal propagation
delay (layout).
Structure ’R’: Evaluation of TSV capacitance measurement accuracy
Structure ’R’ (Figure 3.13) aims to evaluate the accuracy with
which CBCM can extract the capacitance of two nearby TSVs. The
two pseudo-inverters, wires, and TSVs are identical, thus theor-
etically they should give identical results. Any variance in the
result should be mainly due to transistor variability.
Structure ’E’: TSV capacitance effect on signal propagation delay
Structure ’E’ (Figure 3.14) allows the direct measurement of
the delay caused by the TSV on signal propagation. The signal
propagation delay is measured under two conditions: When the
signal passes through the TSV (which includes the effect of resist-
ance on delay), and when only the TSV capacitance is in the path
of the current (Figure 3.15). The contribution of wire/transistor
parasitics is also measured, so as to be subtracted from the final
result.
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3.4.2 Measurement setup
The presented test structures were fabricated on 300mm wafers
(Figure A.1), each containing 472 identical dies. For I/O access,
a general purpose on-wafer measurement system was used that
allowed direct contact with the wafer and the 2× 12 test pad
module through probecard pins (Figure A.2). All I/O signals were
provided by standard laboratory instruments controlled through
the general purpose interface bus (GPIB) port of a PC running
a customised LabVIEW2 program. The measurement setup is
illustrated in Figure 3.16.
The voltage source of the CBCM pseudo-inverters was set at
1V and the CBCM pulse frequencies were swept in the range
100kHz− 1MHz. For each measured test structure the DC cur-
rent measurement was stored in non-volatile memory and sub-
2 LabVIEW is a visual programming language from National Instruments for
automating measurement equipment in a laboratory setup.
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Test pad Direction Instrument connection
VDD Power Power supply - 1V
GND Power Power supply - 0V
SET Input
Pulse generator
(Non-overlapping with RESET).
RESET Input
Pulse generator
(Non-overlapping with SET).
A[REF, 1, 10] Input
SMU (Inverter source - 1V
supply).
B[REF, 1, 10] Input
SMU (Inverter source - 1V
supply).
C[10, 15, 20,
50]
Input
SMU (Inverter source - 1V
supply).
D[TOP, BTM] Input
SMU (Inverter source - 1V
supply).
R[1, 2] Input
SMU (Inverter source - 1V
supply).
E[REF, C, RC] Output Oscilloscope (high-impedance).
Table 3.2: PRC1 test pad instrument connections.
sequently the prober progressed to the next die, measuring
all dies on the wafer. The I/O test pads of the PRC1 module
(Figure 3.7) and the instrument connections are summarised in
Table 3.2.
3.4.3 Experimental results
There were two wafers available for measurements, named in this
text ’D11’ and ’D18’, which were selected from the same lot. Each
wafer contained 472 identical dies of the TOP 3D tier, measured
using the measurement setup described in 3.4.2. Measurement
data were extracted only from test structures ’A’ (Figure 3.9) and
’C’ (Figure 3.11), which were analysed using standard statistical
methods.
When utilising statistical methods to analyse data acquired in
a laboratory environment, it is common for some data points
to be significantly away from the other measurements. These
data points are termed outliers (Appendix B) and usually result
from measurement errors, such as bad probe pin contacts, or
malfunctioning dies on the wafer. Since the following analysis
is focused on TSV capacitance variability, these few outliers are
excluded from the data set so as to improve analysis accuracy.
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Structure ’A’ (Fig. 3.9)
TSV dimensions (l/d) 40µm/5µm
Oxide liner thickness 200nm
Total dies 472
Processed dies (excluding outliers) 454
Mean capacitance 70.9 f F
Standard deviation (σ) 1.9 f F
Coefficient of variation (3σ/µ) 8.0%
Table 3.3: TSV capacitance D2D variability on wafer ’D11’.
The statistical descriptors used for analysing the measurement
data are elaborated in Appendix B and include calculations of
mean, standard deviation, and coefficient of variation. These
parameters are used to evaluate the TSV capacitance in terms of
die-to-die (D2D), wafer-to-wafer (W2W), and TSV pitch variability.
The accuracy of the CBCM results is evaluated by comparing them
to standard LCR measurements. Furthermore, the correlation
between the extracted TSV capacitance and simulated oxide liner
thickness is shown, signifying the predominant role of the oxide
liner on the observed TSV capacitance variability.
Die to die (D2D) variability
The die-to-die (D2D) variability is evaluated by measuring the
capacitance of the single TSV of structure ’A’ (Figure 3.9) across
all dies on the wafer. The measurements are repeated on both
available wafers (’D11’ and ’D18’).
On wafer ’D11’, 18 dies showed a capacitance value several
standard deviations away from the calculated mean of the total
population. These outliers indicated a measurement error, or mal-
functioning on the die, and they were removed from the statistical
analysis. In the remaining 454 dies, the mean capacitance of the
experimental data was 70.9 f F with a standard deviation (σ) of
1.9 f F (Table 3.3). Standard deviation is an important indicator al-
lowing us to determine whether the variance in the experimental
data is expected, or if there is a random error affecting the meas-
urements. As can be seen in Figure 3.17, 70.6% of the measured
values are within ±σ of the mean capacitance value. Since most
of the experimental data are within a standard deviation of the
mean value, the variability observed is insignificant and expected,
thus the measurement results can be considered valid.
On wafer ’D18’, from the 472 total dies 58 were removed as
outliers. The mean capacitance of the experimental data was
89.5 f F, with a standard deviation (σ) of 2.2 f F (Table 3.4). The
probability density function can be seen in Figure 3.18, with 69.1%
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Figure 3.17: TSV capacitance D2D variability on wafer ’D11’ - Probabil-
ity density function.
Structure ’A’ (Fig. 3.9)
TSV dimensions (l/d) 40µm/5µm
Oxide liner thickness 200nm
Total dies 472
Processed dies (excluding outliers) 414
Mean capacitance 89.5 f F
Standard deviation (σ) 2.2 f F
Coefficient of variation (3σ/µ) 7.4%
Table 3.4: TSV capacitance D2D variability on wafer ’D18’.
of the experimental data within ±σ of the mean capacitance
value.
Correlation between TSV capacitance and oxide liner thickness vari-
ation
The TSV capacitance as extracted from the experimental measure-
ments is plotted for wafers ’D11’ and ’D18’ (Figures 3.19 and 3.20).
The capacitance value in the figures is normalised to the calcu-
lated mean, while x,y axis indicate die coordinates on the wafer.
We observe that on both wafers the capacitance is near the mean
value at the periphery of the wafer and reduces as we approach
to the centre, indicating a common cause of variability on both
wafers.
Parameters affecting the TSV capacitance are the geometry of
the TSV (length, diameter), and oxide liner characteristics (dielec-
tric constant, thickness). The variation of the oxide liner thickness
across the wafer can be predicted by simulation means. Oxide
liner simulation results for the specific process and fabrication
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Figure 3.19: TSV capacitance measurement results on wafer D11.
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Figure 3.20: TSV capacitance measurement results on wafer D18.
tools can be seen in Figure 3.21. The liner thickness in the graph
is normalised to the mean value, and x,y axis indicate die coordin-
ates on the wafer. As can be observed, the oxide liner thickness is
near the mean value at the periphery of the wafer and increases
to a peak value when approaching the centre. Since the TSV ca-
pacitance is inversely proportional to the oxide liner thickness,
there’s a strong correlation between the two variations suggesting
the oxide liner thickness to be the major cause of die-to-die (D2D)
variability on wafers ’D11’ and ’D18’.
Wafer to wafer (W2W) variability
Probability density functions for both wafers ’D11’ and ’D18’ are
plotted in Figure 3.22. Comparing the two experimental data sets
(Tables 3.3 and 3.4), we can see that although the main statistical
descriptors have not changed much (standard deviation is slightly
larger in D18), the mean capacitance is much larger in ’D18’
(89.5 f F) when compared to ’D11’ (70.9 f F). The difference is 26.2%
capacitance increase from wafer to wafer. Taking into account
that both wafers are from the same lot, this result indicates the
need for better controllability on process parameters.
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Structure ’C’ (Fig. 3.11)
TSV dimensions (l/d) 40µm/5µm
Oxide liner thickness 200nm
Total dies 472
Processed dies (excluding outliers) 424
Experiment C10 C50
Number of TSVs 4 4
Mean capacitance 407.3 f F 412.5 f F
Standard deviation (σ) 8.4 f F 7.4 f F
Population within σ 69.5% 65.3%
Table 3.5: Variable pitch TSV capacitance experimental data from wafer
’D18’.
Variable pitch TSV capacitance
The variable pitch TSV capacitance was extracted using structure
’C’ (Figure 3.11). TSVs with pitch distances at 10µm and 50µm
were measured (experiments C10 and C50) on wafer ’D18’. From
the 472 total dies, 424 were functional and the measurement
results are summarised in Table 3.5. The extracted capacitance
values represent the 4 parallel-connected TSVs, which also include
the parasitics of Metal 2 connectivity wires.
As can be observed in the probability distribution functions
(Figure 3.23) the measurement data for experiments C10 and C50
are very close to each other, and there is an overlap between their
standard deviations. Even though there is an observable change
in mean capacitance between the two experiments, the overlap of
standard deviations does not allow to conclude whether the capa-
citance change is due to difference in pitch, or process variability.
To decide whether the change observed in capacitance is signi-
ficant, we run a Kruskal–Wallis (Appendix B) one-way statistical
analysis of variance in Minitab3. Assuming that the null hypo-
thesis is true, we calculate a p-value of 0 indicating that the two
data sets are different and that the pitch has indeed an affect the
TSVs capacitance value. The pitch dependence of the capacitance
with the same direction has been also previously observed on
Imec’s 130nm 3D process [23].
Measurement accuracy of CBCM
The capacitance measurements extracted using the CBCM tech-
nique were compared to conventional LCR measurements (Fig-
ure 3.24) on wafer ’D18’. Comparing the two measurements, we
3 Minitab is a program that implements common statistical functions. It is de-
veloped by Minitab Inc. (http://www.minitab.com).
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Figure 3.24: LCR experimental data from wafer ’D18’ - Probability dens-
ity function.
observe in Table 3.6 that the standard deviations of the two data
sets are similar, while mean capacitance is ∼ 8% smaller in the
LCR method. However, the LCR method produced more out-
liers than CBCM. That was expected as LCR cannot extract the
capacitance of a single TSV, but can only measure groups of TSVs
connected in parallel (32 in our example), so as to increase the
total measured capacitance. This increases the chance of measur-
ing TSVs with defects, which in turn affects the accuracy of the
LCR extracted capacitance.
3.5 summary and conclusions
In this chapter, various test structures based on the CBCM tech-
nique were presented for the electrical characterization of the
TSV parasitic capacitance. The test structures were implemented
on a 65nm 3D process technology and measured using a gen-
eral purpose on-wafer measurement system. The measurement
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Method LCR CBCM
Total dies 472 472
Processed dies (excluding outliers) 393 414
Mean capacitance 82.0 f F 89.5 f F
Standard deviation (σ) 2.3 f F 2.2 f F
Coefficient of variation (3σ/µ) 8.6% 7.4%
Table 3.6: Comparison between CBCM/LCR measurements on wafer
’D18’.
results were statistically analysed in terms of TSV capacitance
die-to-die (D2D) and die-to-wafer (D2W) variability. The calculated
D2D variability was found to be reasonable, while a comparison
to simulated data of the oxide liner thickness variation revealed
the oxide liner as a major contributor to the observed TSV capa-
citance variability. However, D2W variability was extensive, and
feedback was provided to the fabrication engineering team for
further improvement of the process. The results also confirmed
the effect of TSV pitch on the parasitic capacitance, as has been
previously reported in the literature for a different process [23].
The comparison of CBCM-based measurements to conventional
LCR gave similar results, while in addition the CBCM technique
was shown to produce less outliers (less defective samples) in the
measurement data. Considering the simplicity of CBCM and that
it has acceptable accuracy for extracting the capacitance of single
TSVs, it can be a valuable tool for process characterization in the
early research efforts of 3D integration.
The ability of CBCM for measuring single-ended TSVs could also
prove beneficial for testing TSVs prior to die stacking, which is an
critical step for keeping 3D-IC yield acceptable [47]. Extracting TSV
parasitic capacitance can provide important information about the
TSV device fabrication quality, since slight variations in process
parameters will greatly affect its parasitic capacitance as was
demonstrated in this chapter. Techniques based on RC constant
measurement and sense amplification have been proposed in the
literature for a similar role [16], however they are significantly
more complex to implement than CBCM.
In the following chapter another critical TSV characteristic, ther-
momechanical stress, is evaluated using a test structure designed
and implemented on the same 65nm 3D process.
4
T S V P R O X I M I T Y I M PA C T O N M O S F E T
P E R F O R M A N C E
4.1 introduction
The integration of through-silicon via (TSV) 3D interconnects in
CMOS technology has raised concerns over the impact on active
devices implemented on the same silicon (Si) substrate. The large
coefficient of thermal expansion (CTE) mismatch between the TSV
filling material and Si substrate has been shown to induce ther-
momechanical stress and deform the surface in proximity to the
TSV. Since thermomechanical stress can have an effect on active
device carrier mobility [71], it is essential that the stress impact
on MOSFET performance is kept under control. Monitoring the
TSV-induced thermomechanical stress effect on MOSFET device
performance and generating keep-out-zone (KOZ) guidelines for
digital and analog circuits, is an important milestone for design-
ing TSV-aware circuits with predictable performance.
Simulations using finite element method (FEM) modelling [40]
predict that TSV-induced thermomechanical stress has a com-
plex distribution that depends on numerous conditions, such as
TSV geometry, device type, channel orientation, and proximity.
However, currently published experimental measurements on
thermomechanical stress investigate just a small number of test-
cases, typically limited to a single TSV/channel orientation/axis
[53, 70, 81]. The complex distribution of thermomechanical stress
emphasises the need for sophisticated characterization structures
that can monitor stress impact with precision and verify simula-
tion models.
In this chapter, a test structure is presented for monitoring the
impact of TSV-induced thermomechanical stress on MOSFET device
performance. The test structure uses proven design techniques
for implementing a large number of test-cases and accessing
numerous devices with maximum precision. Furthermore, the
test structure is fabricated on an experimental 65nm 3D process
(Table 2.3) and used for characterizing that process. Some of the
presented circuits and results have previously appeared in the
following publications [48, 49, 58].
4.2 tsv-induced thermomechanical stress
Individual TSV integration technologies use different conductive
fill materials, which may include copper (Cu), tungsten (W), or
46
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Material CTE at 20 ˚C (10−6/K)
Si 3
Cu 17
W 4.5
Table 4.1: Coefficients of thermal expansion.
Figure 4.1: TSV thermomechanical stress simulation [40].
polysilicon [20]. The coefficient of thermal expansion (CTE) mis-
match (Table 4.1) between the fill material and the silicon (Si) can
induce strain on the surface in proximity to the TSV. This deform-
ation is caused by thermomechanical stress along the XY-plane
during the cooling-down phase [25], due to the filling material’s
higher-than-Si contraction rate.
Simulations using finite element method (FEM) modelling show
that the thermomechanical stress exhibits two-fold rotational
symmetry, with tensile and compressive stresses concentrated
on separate axis [40]. The thermomechanical stress distribution
depends on TSV geometrical characteristics, as well as the inter-
action with other TSVs. Figure 4.1 illustrates the simulated stress
distribution of a single TSV, while in Figure 4.2 the interaction
between two near-by TSVs is shown. As can be observed, when
multiple TSVs are in proximity to each other stress-free areas can
be generated as a result of destructive interaction.
It is well known that stress can affect carrier mobility in MOS-
FET devices. In fact, strained-silicon technology processes have
been in use for years as means to enhance device performance in
several logic families [71]. However, in TSV-based 3D integration
the induced strain is not intentional, since it is a characteristic in-
trinsic to the TSV process technology, and thus the resulting shift
in device performance might not be always desirable. Character-
ization of the TSV impact on device performance and definition of
design rules, such as keep-out-zones (KOZs), for digital and ana-
log circuits is an important milestone for implementing TSV-aware
circuits with predictable performance.
Simulation results [65] have shown that the mobility shift de-
pends on various conditions, such as TSV geometry, device type,
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Figure 4.2: TSV thermomechanical stress interaction between two TSVs
[40].
proximity, and channel orientation. In Figure 4.3, the mobility
shift of transistors between two TSVs at variable distances is simu-
lated. As can be observed, the effect is positive and more intense
on PMOS devices, while for n-channel MOSFET (NMOS) the mobil-
ity shift is mostly negative.
The mobility shift due to TSV proximity has been also con-
firmed by experimental data [53, 70, 81], and in most cases the
performance shift was found to be within acceptable limits. How-
ever, currently published experimental results investigate a small
number of test-cases typically limited to a single TSV/device ori-
entation/axis. As was shown in Figures 4.1 and 4.2 and discussed
in the text, the thermomechanical stress distribution is complex
and depends on various factors. In order to evaluate the impact
of TSV thermomechanical stress accurately and under different
conditions more sophisticated test structures are required. Such
approach is attempted in the test structure which is presented in
the following sections.
4.3 test structure implementation
TSV-induced thermomechanical stress can be compressive in some
directions, tensile in others, and it’s effect on device mobility
may vary depending on MOSFET type/orientation/distance, or
interaction with other TSVs. To accurately characterize the effect
of TSV proximity on MOSFET device performance, a test structure
was designed and fabricated on Imec’s 65nm 3D process which
attempted to cover as many test-cases as possible.
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Figure 4.3: Estimated mobility shift on PMOS (a) and NMOS (b) tran-
sistors in between two TSVs separated by distance d [65].
The test structure consisted of MOSFET arrays superimposed
over TSVs, such that MOSFET devices surrounded the TSVs in all
directions at variable distances. The purpose of these experiments
was to indirectly observe the thermomechanical stress effect on
transistor mobility by measuring the saturation current of MOSFET
devices at various distances and directions in relation to the TSVs.
Several configurations of TSVs and MOSFET arrays were investig-
ated, so as to characterize the impact of single and multiple TSVs,
as well as to observe the effect on different device types.
Stacked silicon dies were not fabricated, thus all devices were
implemented on the TOP die Si substrate as illustrated in Fig-
ure 3.2 (page 25). The test structure input/output (I/O) was ac-
cessible through a standard 2× 12 test pad module on the TOP
die, compatible with our wafer probe test system. In total two test
pad modules were designed for this experiment, PTP1 and PTP2,
implementing NMOS-type and PMOS-type arrays respectively. Test
pad module PTP1 along with the test structure layout is illus-
trated in Figure 4.4, while a micrograph image of the fabricated
chip can be seen in Figure 4.5.
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Figure 4.4: PTP1 test pad mod-
ule (layout).
Figure 4.5: PTP1 test pad mod-
ule (micrograph).
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Figure 4.6: MOSFET dimensions and rotations.
4.3.1 MOSFET arrays
Each MOSFET array was a separate experiment consisting of 37×
37 transistors, which could be either NMOS-type or PMOS-type,
short channel (0.7µm× 0.07µm) or long channel (0.5µm× 0.5µm),
as well as at 0º or 90º rotation in relation to TSVs (Figure 4.6).
The MOSFET arrays enclosed TSVs in one of five different config-
urations: 1 TSV (Figure 4.7), 4 TSVs diagonal (Figure 4.8), 4 TSVs
lateral (Figure 4.9), 9 TSVs (Figure 4.10), and no-TSVs. In total there
were 16 configurations for each MOSFET array type (NMOS/PMOS)
as listed in Table 4.2. The location of each MOSFET array in the
top-level design is illustrated in Figure 4.4.
The number of available I/O test pads on each module was
2× 12, which imposed a limitation for accessing all 21,904 (16×
37× 37) MOSFETs. To overcome that restriction only a subset of
the transistors in each MOSFET array were wired out (16× 16) and
thus electrically accessed using digital selection logic. The rest
of the transistors in the 37× 37 MOSFET array were inserted as
dummy devices, placed in the gaps to ensure uniform boundary
conditions and good matching between transistors (Figure 4.11).
Since thermomechanical stress exhibits two-fold rotational sym-
metry, as discussed in 4.2, the stress effect is the same for tran-
sistors on the same axis whether they are placed east/west of
the TSV on the latitudinal axis, or north/south of the TSV on the
longitudinal axis. The symmetry of the stress distribution was
exploited in the design of the MOSFET arrays, so as to increase the
resolution of the experiment despite the limited number of tran-
sistors. As can be seen in Figure 4.11 the transistors in the array
are placed in an irregular grid with a 2µm pitch. Some transistors
are placed on odd-number distances (1µm, 3µm...) in relation to
the TSV, while others on even-number distances (2µm, 4µm...).
Nevertheless, rotational symmetry allows the evaluation of the
thermomechanical stress at all directions with a 1µm resolution.
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TSV
MOSFETs Substrate taps
Figure 4.7: 1 TSV MOSFET array configuration.
MOSFETs Substrate taps
TSV TSV
TSV TSV
Figure 4.8: 4 diagonal TSVs MOSFET array configuration.
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MOSFETs Substrate taps
TSV
TSV TSV
TSV
Figure 4.9: 4 lateral TSVs MOSFET array configuration.
MOSFETs Substrate taps
TSV TSV TSV
TSV TSV TSV
TSV TSV TSV
Figure 4.10: 9 TSVs MOSFET array configuration.
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Configuration Rotation
FET
width
(µm)
FET
length
(µm)
Name
0 0° 0.7 0.07 A0
1 0° 0.7 0.07 B0
4diagonal 0° 0.7 0.07 C0
4lateral 0° 0.7 0.07 D0
9 0° 0.7 0.07 E0
0 0° 0.5 0.5 F0
1 0° 0.5 0.5 G0
4diagonal 0° 0.5 0.5 H0
4lateral 0° 0.5 0.5 I0
9 0° 0.5 0.5 J0
0 90° 0.7 0.07 A90
1 90° 0.7 0.07 B90
9 90° 0.7 0.07 E90
0 90° 0.5 0.5 F90
1 90° 0.5 0.5 G90
9 90° 0.5 0.5 J90
Table 4.2: MOSFET array configurations for test pad modules
PTP1/PTP2.
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Figure 4.11: MOSFET array detail.
4.3.2 Digital selection logic
Each MOSFET array was composed of 256 active transistors (16×
16). Test modules PTP1 and PTP2 implemented 16 array con-
figurations each, with 4,096 devices in total (16 con f igurations×
256 transistors), which could be accessed individually through
the 24 I/O pads of the 2× 12 test pad modules. Individual tran-
sistor Gate, Drain, and Source terminals were multiplexed to
the I/O pads using a combination of decoders and transmission-
gates (Figure 4.12). The transmission-gates were used as analog
switches for current flow, while the decoders enabled the corres-
ponding transmission-gates for accessing the externally selected
transistor for measurement.
The procedure for selecting a single MOSFET device for meas-
urement was as follows:
• Array (0 to 15) was enabled using the 4− bit Array-select
decoder. The MOSFET Source terminal (S), common to all
transistors in a single array, was electrically connected to
I/O pads “SF”/“SS” when enabled.
• MOSFET Gate terminal (G0 to G15) was connected to I/O
pad “VG” using the 4− bit Gate-select decoder and corres-
ponding transmission-gates.
• MOSFET Drain terminal (D0 to D15) was connected to I/O
pads “DFn”/“DSn” using the 2− bit Drain-select decoder
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Figure 4.12: Digital selection logic.
and corresponding transmission-gates. Drain terminals were
always enabled in groups of 4 and connected sequentially
to I/O pads “DF0”/“DS0” to “DF3”/“DS3”, thus the 2− bit
Drain-select decoder was adequate for accessing all 16
Drain terminals in the array.
When a MOSFET is switched on, a voltage drop is expected
between the I/O pads and the transistor Drain/Source terminals
due to the resistance of wires. To guarantee accurate voltage
delivery, transistor Drain/Source terminals are “sensed” on the
“DSn”/“SS” I/O pads, so as to ensure that the applied voltage
on I/O pads “DFn”/“SF” supplies the desired voltage values on
the transistor terminals. This procedure, known as four-terminal
sensing [29] is typically automated when using laboratory meas-
urement equipment, such as a source measurement unit (SMU).
A single MOSFET array with its digital selection logic can be
seen in layout view in Figure 4.13. Transistor Gate terminals are
selected using a 4− bit decoder (Figure 4.14), while the externally
applied voltage on I/O pad “VG” passes through transmission
gates (Figure 4.15). The transmission gates schematic used for
the Drain/Source terminals can be seen in Figure 4.16. The Drain
terminal transmission gates are enabled in groups of 4 using
a 2− bit decoder (Figure 4.17). If a MOSFET array is not in the
selected state by the Array-select decoder, Gate terminals are
forced at GND voltage level (for PTP1) or to VDD voltage (for
PTP2), so that non-selected MOSFETs remain turned-off instead
of floating.
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Figure 4.13: MOSFET array with digital selection logic.
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A[0] A[1] A[2] A[3]
DEC[0-15]
Figure 4.14: 4-bit Gate-enable/Array-enable decoder.
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Figure 4.15: Transmission gate for MOSFET Gate terminals.
Transmission gates
FORCE
SENSE
DRAIN/SOURCE
EN
VDD
Figure 4.16: Transmission gates for MOSFET Drain/Source terminals.
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A[0] A[1]
DEC[0-3]
Figure 4.17: 2-bit Drain-select decoder.
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# Configuration Type Name Wafer
1 No-TSV
PMOS
(0.5µm× 0.5µm) F0 D08
2 1-TSV / 0º / 25 ºC
PMOS
(0.5µm× 0.5µm) G0 D08
3 1-TSV / 0º / 25 ºC
PMOS
(0.5µm× 0.5µm) G0 D20
4 1-TSV / 0º / 60 ºC
PMOS
(0.5µm× 0.5µm) G0 D08
5
4-lateral TSV / 0º / 25
ºC
PMOS
(0.5µm× 0.5µm) I0 D08
6 1-TSV / 90º / 25 ºC
PMOS
(0.5µm× 0.5µm) G90 D08
7 1-TSV / 0º / 25 ºC
PMOS (0.7µm×
0.07µm)
B0 D08
Table 4.3: MOSFET array configurations selected for experimental eval-
uation.
4.4 experimental measurements
Test modules PTP1 and PTP2 implementing the presented MOS-
FET arrays were fabricated on 300mm wafers (Figure A.1), each
containing 472 identical dies. Two wafers were selected for meas-
urements, referred to as “D08” and “D20”, both originating from
the same lot. The test module used for experimental evaluation
was PTP2, containing the PMOS-device arrays, which were expec-
ted to have the highest performance impact from thermomech-
anical stress as was discussed in 4.2. The specific MOSFET arrays
that were selected for evaluation are listed in Table 4.3.
4.4.1 Data processing methodology
For each MOSFET array evaluated, the drain-to-source current
(IDS) of all transistors in the array was measured in the saturation
region (VDS = 1V, VGS = 1V). Subsequently, the saturation cur-
rent was divided with the median current value of all transistors
in the array generating IDS values normalised to the median. The
median of a data set represents the arithmetic value that the ma-
jority of values tend (Appendix B). Since only a small percentage
of the 256 transistors in the array are in proximity to the TSVs,
the median IDS value represented typical transistor saturation
current not affected by thermomechanical stress.
Measurement precision is increased with repeated measure-
ments, as random noise is removed from the experiment reducing
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Figure 4.18: Processing of measurement results.
the standard deviation of the sampled mean (Appendix B). Con-
sequently, each MOSFET array was measured across 98 identical
dies on the wafer and their results were averaged. Since the satur-
ation current shift due to thermomechanical stress is systematic
across all dies, averaging the saturation currents only removed
the random noise, effectively increasing the measurement pre-
cision by a factor of ∼ 10 (√98). The described procedure for
processing the measurement results is illustrated in Figure 4.18.
Each MOSFET array contains 256 transistors, which are not
placed in a regular 16× 16 grid as can be seen in Figure 4.11. This
approach was chosen so as to minimise the number of transistors
in an array, while allowing for 1µm resolution in the evaluation of
the thermomechanical stress by taking advantage of its two-fold
rotational symmetry as discussed in 4.3.1. However, illustrating
measurements in a contour graph requires a regular grid of data.
Thus, for illustration purposes the experimental measurements
were reconstructed to a 33× 31 regular grid (1,023 transistors),
with the intermediate values estimated using linear interpolation
(Figure 4.19).
4.4.2 Measurement setup
For I/O access, a general purpose on-wafer measurement sys-
tem was used that allowed direct contact with the wafer and the
2× 12 test pad modules through probecard pins (Figure A.2). I/O
signal generation and measurement was provided by standard
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Figure 4.19: Interpolation of measurement results.
laboratory instruments, controlled through the GPIB port of a PC
running a customised LabVIEW program. Four-terminal sens-
ing for MOSFET Drain/Source terminals was automated using a
Keithley 2602 dual-channel SMU [1]. The measurement setup is
illustrated in Figure 4.20.
The I/O test pads for the PTP1/PTP2 modules can be seen in
Figure 4.4, while the instrument connections used for each test
pad are summarised in Table 4.4.
2xSMU
Power
Supply
LabVIEW
Probecard
Wafer
GPIB Digital
Output
Figure 4.20: Measurement setup.
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Test pad Direction Instrument connection
VDD Power Power supply - 1V
GND Power Power supply - 0V
DEC[0-9] Input
Digital Output
(GATE/DRAIN/ARRAY Select
Decoders Input)
DF[0-3] Input SMU (Drain Force terminal)
DS[0-3] Output SMU (Drain Sense terminal)
SF Input SMU (Source Force terminal)
SS Output SMU (Source Sense terminal)
VG Input Digital Output (Gate voltage)
Table 4.4: PTP1/PTP2 test pad module instrument connections.
4.4.3 PMOS (long channel)
No-TSV configuration
This MOSFET array does not contain any TSVs, thus transistor
mobility is not affected by thermomechanical stress. The array
was measured on 98 identical dies of wafer “D08”, the saturation
currents normalised, and then averaged over all measured dies
using the procedure elaborated in 4.4.1. In Figure 4.21 the norm-
alised saturation current for each transistor in the array can be
seen after interpolation to a 33× 31 grid. Each coordinate in the
figure represents a 1µm distance.
As can be observed, the majority of transistors in the array have
almost identical saturation currents as expected. However, there is
a distinctive stripe running from north to south where the current
value is reduced up to ∼ 5%. This revealed a flaw in the design
of the MOSFET arrays that can be best observed in Figure 4.11.
The transistors that are located adjacent to the substrate tap do
not perceive the same boundary conditions as the rest of the
transistors in the array. That difference is enough to affect the
physical characteristics of these transistors during fabrication,
which in turn determine transistor parameters, such as saturation
current. This flaw stresses out the significance of careful boundary
condition design when targeting for good transistor matching in
a test structure.
1 TSV configuration
In this configuration long-channel MOSFETs (0.5µm× 0.5µm) are
placed in the periphery of a single TSV (Figure 4.7). The transistors
in the array were measured over 98 identical dies of wafer “D08”
4.4 experimental measurements 65
X
0 5 10 15 20 25 30
Y
0
5
10
15
20
25
30
0.96
0.97
0.98
0.99
1.00
1.01
Figure 4.21: Normalised on-current for PMOS structure “F0” (D08).
and processed according to 4.4.1. The normalised saturation cur-
rent for each transistor in the array can be seen in Figure 4.22 after
interpolation to a 33× 31 grid. It can be clearly observed that the
transistors in proximity to the TSV show a distinctive variation
in their saturation current in comparison to the other transist-
ors in the array, which is the direct consequence of TSV-induced
thermomechanical stress. These results also demonstrate that the
proposed test structure design has enough measurement preci-
sion to distinguish thermomechanical stress from background
noise and variability. The north to south stripe observed in the
previous configuration due to boundary condition mismatch is
also present in these measurements.
To observe the TSV effect on nearby transistors more accurately,
the normalised saturation current versus distance is plotted for
axis X = 16 and Y = 14 (Figure 4.23), which cross the TSV almost
at its the centre. In the graph only actual measurements are plot-
ted prior to interpolation. We observe that the saturation current
of a transistor at 1µm distance from the TSV increases ∼ 20% on
the latitudinal axis and decreases ∼ 15% on the longitudinal,
while the effect is almost negligible after 8µm.
The same measurement is repeated on wafer “D20”. In Fig-
ure 4.24 the normalised saturation current for each measured
transistor in the array can be seen after interpolation to a 33× 31
grid. Also the normalised saturation current versus distance is
plotted for axis X = 16 and Y = 14 (Figure 4.25). In the graph
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Figure 4.22: Normalised on-current for PMOS structure “G0” (D08).
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Figure 4.23: Normalised on-current for PMOS structure “G0”
(D08,Y=14,X=16).
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Figure 4.24: Normalised on-current for PMOS structure “G0” (D20).
we observe that the saturation current of a transistor at 1µm dis-
tance from the TSV increases ∼ 30% on the latitudinal axis and
decreases ∼ 18% on the longitudinal, while the effect is almost
negligible after 8µm. These results show that thermomechanical
stress can be quite different at distances very close to the TSV
even in between wafers originating from the same lot.
Finally, the measurement is repeated on wafer “D08” after
increasing the temperature to 60 ºC. Normalised current contour
plot can be seen in Figure 4.26 and measurements for X = 16
and Y = 14 in Figure 4.27. The saturation current of a transistor
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Figure 4.25: Normalised on-current for PMOS structure “G0”
(D20,Y=14,X=16).
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Figure 4.26: Normalised on-current for PMOS structure “G0” (D08,
60˚C).
at 1µm distance from the TSV increases ∼ 16% on the latitudinal
axis (−4% in comparison to 25 ºC) and decreases ∼ 11 on the
longitudinal (−4% in comparison to 25 ºC) , while the effect is
almost negligible after 6µm (−2µm in relation to 25 ºC).
4 lateral TSV configuration
In this configuration the thermomechanical stress is evaluated
in the lateral direction between 4 TSVs. The array is measured
over 98 identical dies of wafer “D08” at 25 ºC. The contour plot of
the normalised saturation current can be seen in Figure 4.28 and
measurements for X = 16 and Y = 14 in Figures 4.29 and 4.30
respectively. As can be observed, the saturation current of a
transistor at 1µm distance from the TSV increases ∼ 18% on the
latitudinal axis (−2% in relation to 1 TSV) and decreases ∼ 12% on
the longitudinal (−3% in relation to 1 TSV), while TSV interaction
reduces the effect range to 5µm (−3µm in relation to 1 TSV).
90˚ rotation TSV configuration
In this configuration the orientation of the transistor channel in
relation to the thermomechanical stress is rotated to 90˚. The
array is measured over 98 identical dies of wafer “D08” at 25 ºC.
The contour plot of the normalised saturation current can be
seen in Figure 4.31 and measurements for X = 16 and Y = 14
in Figure 4.32. As was expected the stress effect on mobility has
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Figure 4.27: Normalised on-current for PMOS structure “G0” (D08,
Y=14, X=16, 60˚C).
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Figure 4.28: Normalised on-current for PMOS structure “I0” (D08).
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Figure 4.29: Normalised on-current for PMOS structure “I0” (D08,
X=16).
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Figure 4.30: Normalised on-current for PMOS structure “I0” (D08,
Y=14).
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Figure 4.31: Normalised on-current for PMOS structure “G90” (D08).
been reversed between the two axis. The saturation current of a
transistor at 1µm distance from the TSV decreases ∼ 13% on the
latitudinal axis and increases ∼ 20% on the longitudinal, while
the effect is almost negligible after 6µm.
4.4.4 PMOS (short channel)
In this configuration short-channel MOSFETs (0.7µm× 0.07µm) are
placed around a single TSV (Figure 4.7). The contour plot of the
normalised saturation current can be seen in Figure 4.33 and
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Figure 4.32: Normalised on-current for PMOS structure “G90” (D08,
Y=14, X=16).
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Figure 4.33: Normalised on-current for PMOS structure “B0” (D08).
measurements for X = 16 and Y = 14 in Figure 4.34. At at 1µm
distance from the TSV the saturation current decreases 7% on
the longitudinal axis (−8% in relation to long channel), while on
the latitudinal axis no stress effect could be detected. That could
be attributed either to short-channel effects, or malfunctioning
of the specific transistor due to proximity to the TSV and the
experimental nature of the manufacturing process. On both axis
the effect is almost negligible after 5− 6µm.
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Figure 4.34: Normalised on-current for PMOS structure “B0” (D08,
Y=14, X=16).
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L D08 1-TSV (25 ºC) 0º +20% −15% 8µm
L D20 1-TSV (25 ºC) 0º +30% −18% 8µm
L D08 1-TSV (60 ºC) 0º +16% −11% 6µm
L D08 4-lat. TSV (25 ºC) 0º +18% −12% 5µm
L D08 1-TSV (25 ºC) 90º −13% +20% 6µm
S D08 1-TSV (25 ºC) 0º ∼ 1% −7% 8µm
Table 4.5: Summary of experimental measurements on long (L) and
short (S) channel PMOS devices.
4.5 summary and conclusions
In this chapter, a test structure was presented for monitoring
the impact of TSV-induced thermomechanical stress on MOSFET
device performance. The test structure implemented arrays of
MOSFET devices superimposed with TSVs in various configura-
tions. Digital selection logic allowed access to the MOSFET devices,
which could be used to indirectly monitor thermomechanical
stress by measuring the saturation current of transistors.
The structure was implemented in Imec’s experimental 65nm
3D process and used to characterize the process technology while
evaluating the test structure. Experimental measurements were
carried on PMOS devices and the thermomechanical stress was
found to be on par with simulation estimations.
In Figure 4.5, the measurements are summarised for the latit-
udinal and longitudinal axis at 1µm distance from the TSV, along
with the recommended keep-out-zone (KOZ). The KOZ is indic-
ative and represents the distance where the thermomechanical
stress effect on saturation current is almost negligible (< 1%). In
a practical case, KOZs will depend on the tolerated saturation cur-
rent mismatch between devices, which is a direct consequence of
timing and other circuit constraints. Typically, digital circuits can
tolerate, and thus function properly, with much more transistor
variability than analog circuits.
Comparing the experimental results of this work to other pub-
lished data in the literature, reveals that the thermomechanical
stress effect varies dramatically with different process character-
istics. Experimental measurements reported by Cho et al. [17]
confirm that long channel devices are more sensitive than short
4.5 summary and conclusions 74
channel, however both the saturation current shift and KOZs are
considerably reduced to 2% and < 2µm, respectively. In addition,
the dependency of the stress effect on TSV position was not ob-
served by the authors, in contrast to the measurements presented
in this work and predictions by theoretical models. Contradictory
results between theory and experiments and between different
experiments, emphasise the need for better understanding of the
specific mechanisms involved in the TSV-induced thermomech-
anical stress.
Evaluation of the measurements results allowed for some con-
clusions to be made on the effectiveness of the presented test
structure:
1. It is desirable for transistors in the array to be in a regu-
lar grid so as processing of the measurement data is less
complex.
2. The boundary conditions of transistors have an consider-
able effect on transistor matching and thus measurement
accuracy.
3. Distances of interest are generally < 8µm, therefore the
arrays could be smaller, or more dense in the area in prox-
imity to the TSV than further away.
4. The experimental process used to implement the test struc-
ture had low yield, which stressed out the need for mech-
anisms to detect faults in the digital selection logic.
The experiences learned from this project can be potentially used
for designing improved thermomechanical stress characterization
structures for next generation TSV processes. In a future work
it would be interesting to perform experimental measurements
on NMOS devices, which were not evaluated in this project. Fur-
thermore, the cause of the glitch measured on the short-channel
transistor nearest to the TSV should be further investigated.
In the following chapter, the potential of the energy-recovery
technique is investigated for reducing the energy dissipation of
TSV interconnects in future 3D-SoC designs implementing a large
number of TSVs.
5
E VA L U AT I O N O F E N E R G Y- R E C O V E RY F O R T S V
I N T E R C O N N E C T S
5.1 introduction
TSV-based 3D-ICs enable low-parasitic direct connections between
functional blocks in a SoC, by replacing traditional long horizontal
2D global interconnects with short vertical ones (2.1, page 5).
Compared to 2D interconnects, the reduced resistance-capacitance
(RC) parasitics of TSVs improve both speed (RC), and energy
(1/2CV2DD) performance of circuits. However, the TSV parasitic
capacitance may still become an important source of energy
dissipation in large, densely interconnected 3D-SoCs, since the
combined capacitance and thus the energy required to drive TSVs
increases linearly with the number of tiers and interconnections
(Figure 5.1).
The principal technique for reducing energy dissipation in
CMOS has traditionally been based on supply voltage scaling
[14], though this represents a technical challenge below the 65nm
node since PVT variations and physical limits decrease in practice
the range over which voltages may be scaled. An alternative
low-power design technique is energy-recovery logic [31], which
demonstrates frequency-dependent energy dissipation and thus
does not suffer from the limitations of voltage scaling. The origins
and operating principle of energy-recovery logic were discussed
in detail in 2.2 (page 13).
In this chapter, the potential of the energy-recovery technique
is investigated for reducing the energy dissipation of TSV inter-
connects in 3D-ICs. The total energy dissipation per cycle and
optimum device sizing are extracted for the proposed scheme
using theoretical modelling, while the configuration is evaluated
against conventional static CMOS. Some of the presented methods
and results have appeared previously in Asimakopoulos et al.
[7].
5.2 energy-recovery tsv interconnects
As was discussed in 2.2 (page 13), energy-recovery circuits con-
serve energy by restricting current-flow across resistances, and
subsequently recovering part of the supplied energy using time-
variable power sources. The energy dissipated in an energy-
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Figure 5.1: TSV energy dissipation per cycle increase with 3D integra-
tion density.
recovery circuit becomes proportional to the charging period (T)
of the capacitive load (CL) [82, 60]:
EER ∝
(
RCL
T
)
CLV2DD (5.1)
In comparison, a conventional CMOS circuit driving an equi-
valent capacitive load would dissipate during the same charging
period T [59]:
ECMOS =
1
2
CLV2DD (5.2)
Combining Equations 5.1 and 5.2, we calculate the energy
dissipation relation between the two circuits:
EER
ECMOS
∝
2RCL
T
(5.3)
From Equation 5.3 we observe that the conditions under which
energy-recovery conserves energy when compared to conven-
tional CMOS are when either the charging period (T) is large, or
the resistance/capacitance (RCL) of the load is small.
In a 3D-IC, TSV parasitics in terms of resistance-capacitance (RC)
are inherently low by design as was discussed in 2.1 (page 5).
In fact, as was demonstrated by Katti et al. [27], resistance is
negligible and thus the electrical behaviour of a TSV in a 3D-IC
5.2 energy-recovery tsv interconnects 77
Tier2
Tier1TSV
LOGIC 1
LOGIC 2
driver
TSV
LOGIC 1
LOGIC 2
CMOS 
driver
Convert
Energy-recovery 
PCG
Figure 5.2: Comparison of a typical CMOS TSV driver to the proposed
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can be modelled as a single capacitance due to its predomin-
ant impact on energy/delay. Therefore, and based exclusively
on Equation 5.3, energy-recovery has an advantage over con-
ventional static CMOS when used for driving low-parasitic TSV
interconnects.
The differences between a typical CMOS driver in a TSV-based
3D-IC, and the energy-recovery scheme proposed in this chapter
are illustrated in Figure 5.2. A logic block in Tier1 generates a
digital output which is regenerated by a driver and received
by a second logic block in Tier2, after passing through the TSV.
In the proposed energy-recovery scheme, as an intermediate
step the digital output is converted to an adiabatic signal before
passing through the TSV, so as to take advantage of the low-
power characteristics of energy-recovery. Compatibility between
the receiving digital logic block in Tier2 and energy-recovery is
retained by restoring the adiabatic signal back to its digital form.
Converting the digital signal to an adiabatic, as depicted in
the simplified diagram of Figure 5.2, requires the use of a spe-
cialised driver that can combine (mix) the time-variable signal
of the power-clock generator (PCG) with a digital output. Signals
generated by a PCG return to zero at the end of a cycle, resem-
bling the operation of a digital clock (2.2.2, page 18). In contrast,
digital outputs are typically allowed to have arbitrary values from
one cycle to the next, thus a special structure is required that
can encode the PCG generated signal to arbitrary binary values.
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Figure 5.4: A simple pulse-to-level converter (P2LC).
An example of such structure is the adiabatic driver [8, 84] (Fig-
ure 5.3). Adiabatic drivers are composed of a pair of transmission
gates switching on/off alternately based on the value of a digital
input. On each cycle, the time-variable adiabatic signal is redirec-
ted either to the driver’s inverting, or non-inverting output, and
as a result the data carried by the adiabatic signal are dual-rail
encoded.
The signals at the outputs of the adiabatic driver can be restored
to their digital form after passing through the TSV, by converting
the dual-rail encoded sinusoidal pulses back to level signals using
a pulse-to-level converter (P2LC) [72] (Figure 5.4).
For generation of the time-variable adiabatic signal, a resonant
PCG may be used such as the one discussed in 2.2.2 (page 18).
A resonant PCG generates continuous sinusoidal pulses approx-
imating the idealised (linear) adiabatic signal of Figure 5.2. The
adiabatic driver’s resistance (RTG) along with the capacitive load
(CL) assume a crucial role in the generation of the resonant si-
nusoidal pulse, as their presence in the signal path along with
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Figure 5.6: Energy-recovery scheme for TSV interconnects.
a resonant-tank inductor form an RLC oscillator [44] (Figure 5.5)
resonating at:
f =
1
2pi
√
LindCL
(5.4)
A detailed block diagram of the proposed energy-recovery
scheme, including the PCG and dual-rail encoding, is illustrated
in Figure 5.6.
5.3 analysis
The energy dissipation relation depicted in Equation 5.1 is based
on the assumption that an idealised (linear) adiabatic signal
is used for charging the TSV capacitance. Furthermore, energy
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losses occurring in the additional components used in the realistic
energy-recovery circuit illustrated in Figure 5.6 are not considered
in Equation 5.1. The purpose of this section is to analyse and
model all possible sources of energy dissipation in the proposed
energy-recovery scheme.
The bulk of the energy dissipation in the energy-recovery cir-
cuit of Figure 5.6 will occur in the adiabatic driver (EAD), the
inductor’s parasitic resistance (Rind), transistor M1 (EM1) and the
P2LC (EP2L). Therefore, the total energy dissipated per cycle in
the energy-recovery circuit would be:
EER = EAD + Eind + EM1 + EP2L (5.5)
Parameters EAD, Eind and EM1 are theoretically derived in the
following subsections, while EP2L depends on the specific P2LCs
architecture used and could be easily extracted from simulation
data, as will be shown later in this chapter.
5.3.1 Adiabatic driver
There are two sources of energy dissipation in the adiabatic
driver of Figure 5.3, adiabatic dissipation caused by current flow-
ing through the transmission gate resistance (RTG), and CMOS
dissipation caused by external stages driving the transmission
gate and pull-down NMOS transistor input capacitances.
The sinusoidal pulses generated by the PCG charge/discharge
the load capacitance (CL) through the transmission gate resistance
(RTG). The full charge/discharge cycle of the load capacitance
concludes during a period T = 1/ f , while the energy dissipated
on the transmission gate resistance (ETG) during that period is
adiabatic and thus proportional to Equation 2.2. Appending a
correction factor ξ, equal to pi2/8 for a sine-shaped current [8, 76],
and multiplying the equation by 2 to calculate energy dissipation
for the full cycle:
ETG = 2ξ
(
RTGCL
1
2 T
)
CLV2DD =
pi2
2
(RTGCL f )CLV2DD (5.6)
The cross-coupled PMOS pair of Figure 5.3 reduces the transmis-
sion gate input capacitance by 1/2 when compared to the simple
adiabatic driver of Figure 2.15 (page 18). External CMOS stages
are not required to drive the PMOS pair, however the PMOS gate
capacitance will appear as an additional capacitive load at the
output of the driver. Energy will still be dissipated for driving the
PMOS pair, but will be adiabatic and thus more energy efficient.
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Transmission gates are typically sized to have equal NMOS and
PMOS parts, as increasing the size of the PMOS only slightly im-
proves the gate resistance while significantly increasing the input
capacitance [78]. Thus, assuming both NMOS/PMOS transistors
are equally sized to Wn, the additional capacitive load appearing
at the driver’s output due to the PMOS pair would be one gate
capacitance Cn. In addition, drain/source diffusion capacitance
(CD) will be an important portion of the load, since in each cycle
6CD will be present in the current flow path (4 contributed by
the ON and 2 by the OFF transmission gate). Including the TSV
capacitance at the output of the adiabatic driver, the combined
load capacitance seen by the PCG in any cycle would be:
CL = CTSV + Cn + 6CD (5.7)
The transmission gate resistance (RTG) can be related to the
gate capacitance by a “device technology factor” (κTG) [43], which
we can define for calculation convenience:
κTG = RTGCn ⇒ RTG = κTGCn (5.8)
Assuming that the pull-down NMOS transistors of Figure 5.3
are small, CMOS dissipation is primarily the result of driving the
NMOS part of the transmission gates, which is CnV2DD. Combining
the CMOS dissipation with Equations 5.6, 5.7 and 5.8 gives the
total dissipated energy per cycle in the adiabatic driver:
EAD = CnV2DD +
pi2
2
κTG
Cn
f [CTSV + Cn + 6CD]
2 V2DD (5.9)
The second term of Equation 5.9 has a consistent contribution
on the energy dissipation in every cycle, while the first term is
dependent on data switching activity (D). We can also further
simplify this equation by defining the diffusion capacitance as
a fraction of the transistors input capacitance (CD = bCn), and
assigning term pi
2
2 κTG f to a variable (y =
pi2
2 κTG f ). Equation 5.9
then becomes:
EAD = D · CnV2DD +
y
Cn
[CTSV + (6b + 1)Cn]
2 V2DD
=
[
Cn
(
D
y
+ (6b + 1)2
)
+
1
Cn
C2TSV
]
· yV2DD
+(12b + 2)CTSV · yV2DD (5.10)
Since in Equation 5.10 Cn is the free parameter, the first two
terms are inversely proportional and thus EAD is minimised when
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they become equal. Solving equation, Cn
(
D
y + (6b + 1)
2
)
= 1Cn C
2
TSV
for Cn, the optimum transmission gate input capacitance is calcu-
lated for a given CTSV :
Cn(opt) =
√
[
D
y
+ (6b + 1)2]−1CTSV (5.11)
Combining Equations 5.10 and 5.11 gives the energy dissipation
of an optimally sized adiabatic driver:
EAD(min) =
[√
D
(6b + 1)2y
+ 1+ 1
]
· (12b+ 2)yCTSVV2DD (5.12)
5.3.2 Inductor’s parasitic resistance
The inductor’s (Lind) parasitic resistance Rind is proportional to
the Qind factor, which typically depends on the inductor’s imple-
mentation technology. For the purposes of this analysis it can be
estimated as:
Qind =
1
Rind
√
Lind
CL
⇒ Rind = 1QindCL2pi f (5.13)
Energy dissipation in Rind is adiabatic and can be estimated
combining Equations 5.6 and 5.13:
Eind =
pi2
2
(RindCL f )CLV2DD =
pi
4
CL
Qind
V2DD (5.14)
5.3.3 Switch M1
Transistor M1 is switched-on briefly to recover the energy dissip-
ated each cycle in the Rtotal = RTG + Rind. Its energy dissipation
is a trade-off between dissipation in its on-resistance RM1 and
input capacitance CM1.
Since M1 is a fairly large transistor, previous ratioed stages will
have a significant contribution to the energy consumption as well.
For that reason a m factor is used to compensate for the additional
losses. IM1(rms) is the root mean square (RMS) current passing
through the transistor while turned-on and VGM1 is the peak gate
voltage. A methodology for deriving optimum values for both
these parameters is proposed in [44] and the total dissipated
energy in M1 can be estimated as:
EM1(min) = 2IM1(rms)VGM1
√
mκM1
f
(5.15)
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Figure 5.7: Energy-recovery timing constraints.
5.3.4 Timing Constraints
The gate of transistor M1 in Figure 5.5 is controlled by a pulse
with period TCLK and width WPULSE. For optimum energy ef-
ficiency, the digital inputs of the adiabatic driver in Figure 5.3
should switch during the time period defined by WPULSE, while
the input values must be valid for the complete resonant clock
cycle as shown in Figure 5.7.
The adiabatic driver’s input data latching is controlled by clock
signal CLK1 (Figure 5.6), and thus its positive edge should take
place during WPULSE (Delay1 < WPULSE). If these constraints are
not met, energy that could be otherwise recovered by the inductor
will be dissipated on M1 during WPULSE. The clock signal at the
receiving end, CLK2, does not have the same constraint, however
it’s positive edge should occur before the P2LC outputs new data
(Delay2 < WPULSE + PDP2L).
5.4 simulations
To verify and evaluate the proposed theoretical models, a test
case was designed for which energy dissipation was calculated
using both theory and SPICE simulations. The test case assumed
1− bit of information per cycle was transferred between 2 tiers
of a 3D-IC, in which the TSV capacitance (CTSV) was 80 f F. The
TSV was driven using the energy-recovery technique proposed
in this chapter, implemented with a single adiabatic driver for
data encoding, and an inductor (Lind, Rind) for generation of the
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Figure 5.8: Test case for the evaluation of the theoretical model.
Q
250MHz 500MHz 750MHz
T S e (%) T S e (%) T S e (%)
6 36.0 40.9 -12.0 47.6 51.6 -7.8 57.8 61.3 -5.7
8 30.8 34.7 -11.4 41.7 44.9 -7.0 51.5 54.3 -5.2
10 27.6 31.2 -11.5 38.2 41.1 -7.0 47.7 49.8 -4.3
12 25.5 28.9 -11.9 35.8 38.6 -7.1 45.1 47.2 -4.4
Table 5.1: Energy dissipation results ( f J/cycle), theoretical model (T)
versus SPICE simulation (S).
adiabatic signal and energy recovery. The circuit used for the test
case is illustrated in Figure 5.8.
The energy dissipation on the adiabatic driver, inductor, and
transistor M1 were calculated using Equations 5.12, 5.14, and 5.15,
with the Q factor and operating frequency acting as free variables.
Technology-specific parameters κTG, κM1, and CD were extracted
using simulation models for Imec’s 130nm 3D process (Table 2.2,
page 11). The same circuit was simulated on Cadence Virtuoso
Spectre simulator under identical conditions. The energy dissipa-
tion results for various Q factors and operating frequencies are
listed in Table 5.1.
The calculated and simulated energy dissipation results are
also plotted in Figure 5.9. As can be observed, theoretical es-
timations are lower than than the equivalent results reported by
the simulator in all the cases examined. That can be expected as
the calculations performed by the simulator are thorough, and
consider much more details that are skipped in the theoretical
models. Nevertheless, there is good correlation between theory
and simulations.
In Figure 5.10 the error in the estimation of the energy dissip-
ation is plotted when using the theoretical model. The Q factor
does not seem to have a significant effect on the error, however
there is a considerable dependence on the operating frequency.
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Figure 5.9: Energy dissipation results ( f J/cycle), theoretical model (T)
versus SPICE simulator (S).
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Figure 5.10: Energy dissipation estimation error of the theoretical model
compared to the SPICE simulator.
The parameters κTG, κM1, and CD that were extracted for the
specific technology, even though they were used as constants in
the models, in practice they are frequency dependent. Therefore
it could be said that based on the parameters chosen, the theor-
etical results are optimised for a specific frequency. Increasing
frequency doesn’t necessary result in reduced error, as seems
to be suggested by the graphs in Figure 5.10. In fact, it is ex-
pected that the estimation error will show a positive sign for
larger frequencies. As was discussed previously in the text, it is
a reasonable expectation for the theoretical models to slightly
underestimate the energy-dissipation.
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Figure 5.11: Test case for comparison of energy-recovery to CMOS.
5.4.1 Comparison to CMOS
When comparing different circuits it is typically desirable to take
a holistic approach evaluating various aspects, such as power,
area, speed, cost etc. The purpose of this section is to compare
the energy-recovery scheme to a conventional static CMOS circuit,
using just the theoretical models presented in this chapter. This
basically limits the comparison to the energy dissipation and
speed parameters, while on Chapter 6 (page 92) area is also
considered. The test case used for the comparison is illustrated
in Figure 5.11. The TSV load capacitance was assumed to be 80 f F
for both circuits.
The energy dissipation of the CMOS circuit in Figure 5.11 is
described by Equation 5.2. Appending the data switching activity
(D):
ECMOS = D · 12CLV
2
DD (5.16)
Equation 5.16 obviously calculates the theoretical minimum
energy dissipation, since no parasitics and previous CMOS stages
are included. In practice the energy dissipation of the CMOS
circuit can be much larger, however Equation 5.16 is considered
adequate for the purposes of this comparison.
Energy dissipation of the energy-recovery circuit is calculated
using Equation 5.5. The energy contribution of each sub-component,
the adiabatic driver (EAD), the inductor’s parasitic resistance
(Rind), and transistor M1 (EM1) were theoretically derived pre-
viously in the text. The P2LC energy was simulated in SPICE
for convenience. The simple circuit topology of Figure 5.4 was
slightly improved, adding the PMOS transistors seen in Figure 5.12,
so as to reduce short-circuit current when the input is in the range
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Figure 5.12: Improved P2LC design.
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Figure 5.13: Simulated energy dissipation of improved P2LC design.
Vth → (VDD −Vth). The energy dissipation results extracted us-
ing SPICE can be seen in Figure 5.13. As can be observed, the
energy dissipation is frequency dependent, something not expec-
ted in a CMOS circuit. This behaviour is caused by the slow rising
sinusoidal inputs, which for low frequencies, extend the period
during which both PMOS and NMOS are on, and thus increase
short-circuit current.
The Q factor is a critical parameter in the energy efficiency of
the energy-recovery scheme, since the entire circuit is basically an
RLC oscillator. A wide range of inductors are available as discrete
components for use in circuits with Q factors depending on the
size and material. On-chip integrated inductors have more re-
stricted performance, however their compact size is an advantage.
Integrated Q factors are typically in the neighbourhood of 10
for nH range inductors with ∼ 100µm radius [5]. The Q factor
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Figure 5.14: Energy dissipation reduction achieved by the energy-
recovery circuit compared to CMOS for variable Q factor
(C = 80 f F).
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Figure 5.15: Energy contribution of energy-recovery circuit components
at 200MHz (C = 80 f F).
values in the following simulations were deliberately chosen to
be in realistic ranges for integrated inductors.
In Figure 5.14, the percentage reduction in energy dissipation
achieved by the energy-recovery circuit is plotted when compared
to CMOS. As expected, energy efficiency of the energy-recovery
circuit improves with high Q factors, and low frequencies.
In Figures 5.15 and 5.16, the energy dissipation contribution
of each component in the energy-recovery circuit can be seen
at 200MHz and 800MHz respectively. In both cases, the energy
dissipated on the inductor’s resistance is reduced with higher Q
factors. At lower frequencies the P2LC energy dissipation becomes
a significant part of the total.
In Figure 5.17, the percentage reduction in energy dissipation
is plotted, when the TSV capacitance (CTSV) is variable. The en-
ergy dissipation in the adiabatic driver (Equation 5.12), inductor
(Equation 5.14), and transistor M1 (Equation 5.15) are linearly
related to the TSV capacitance. Since the same applies to the CMOS
circuit (Equation 5.16), relative energy dissipation of both circuits
should be constant with TSV capacitance. The change observed in
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Figure 5.16: Energy contribution of energy-recovery circuit components
at 800MHz (C = 80 f F).
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Figure 5.17: Energy dissipation reduction achieved by the energy-
recovery circuit compared to CMOS with variable TSV
capacitance (C = 80 f F, f = 500MHz).
Figure 5.17 is caused by the constant energy dissipation contribu-
tion of the P2LC. However, as the load capacitance increases the
energy dissipation on the P2LC becomes insignificant in relation
to the rest of the circuit components, thus the reduction in energy
is expected to asymptotically approach a maximum value.
Switching activity (D) can also be a significant factor affect-
ing energy performance. Since in the energy-recovery circuit the
sinusoidal oscillation may not be halted, all capacitances in the
current flow path will charge and discharge on each cycle regard-
less of data activity. In contrast, static CMOS ideally dissipates
energy only when switching, and thus the energy-recovery circuit
has a disadvantage at low switching activities. In Figure 5.18, the
estimated effect of the switching activity on energy performance
is plotted for an operating frequency of 200MHz.
Since the technology factors κTG and κM1 were extracted for a
130nm process, reducing their value by 1/2 could also provide us
with an estimation of the circuit’s energy performance for a 65nm
node. The result in plotted in Figure 5.19, and as can be observed,
technology scaling has a positive effect on energy dissipation
when compared to conventional static CMOS.
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Figure 5.18: Energy dissipation reduction achieved by the energy-
recovery circuit compared to CMOS (C = 80 f F, f =
200MHz).
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Figure 5.19: Energy dissipation reduction achieved by the energy-
recovery circuit compared to CMOS for variable technology
(C = 80 f F, f = 500MHz).
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5.5 summary and conclusions
The work presented in this chapter investigated the potential of
the energy-recovery technique, as used in adiabatic logic and
resonant clock distribution networks, for reducing the energy dis-
sipation of TSV interconnections in 3D-ICs. The proposed energy-
recovery scheme for TSVs was analysed using theoretical model-
ling, generating equations for energy dissipation and optimum
device sizing. The model accuracy was evaluated against SPICE
simulations, which showed good correlation with the theoretical
estimations on a 130nm technology process.
The energy-recovery scheme was compared to conventional
static CMOS, when both circuits driving equivalent TSV load ca-
pacitances under similar conditions. The analysis revealed the
energy performance dependence on multiple circuit parameters,
the Q factor, operating frequency, switching activity, and TSV capa-
citance. The results demonstrated favourable energy performance
for the energy-recovery scheme for low operating frequencies
and high Q factors, switching activities, and TSV capacitances.
Furthermore, an estimation was provided on the energy perform-
ance of the proposed scheme in an advanced technology node,
which predicted further energy improvement.
Encoding the PCG signal to arbitrary digital values using the
dual-rail adiabatic driver (Figure 5.3) is only one of the possible
solutions. In fact, energy could be saved if instead of dual-rail
another encoding method is used, such as 1-out-of-4 [74]. In 1-out-
of-4 encoding 4 outputs are used to represent 2-bits, however only
one of the outputs is charged at any given cycle. In comparison,
dual-rail charges two outputs per cycle for the same number of
bits, and thus 1-out-of-4 could potentially be saving up to 50%
energy when compared to dual-rail. 1-out-of-4 encoding could
prove an interesting extension to the proposed energy-recovery
scheme.
The theoretical models developed in this work can be used as
a quick alternative to SPICE simulations for design-space explor-
ation. This is shown in the following chapter, where the theory
established on the energy-recovery TSV scheme is used for design-
ing a low-power 3D demonstrator circuit that was fabricated on a
130nm process.
6
E N E R G Y- R E C O V E RY 3D - I C D E M O N S T R AT O R
6.1 introduction
In the previous chapter, a theoretical approach was taken to
investigate the potential of the energy-recovery technique for
reducing the energy dissipation of TSV interconnects in 3D-ICs. The
total energy dissipation per cycle and optimum device sizing were
extracted for the proposed scheme using theoretical modelling,
while analysis revealed the design parameters affecting energy
performance.
Practical design issues, such as wire parasitics, signal distri-
bution, area etc., were not considered, hence in this chapter a
3D demonstrator circuit based on the energy-recovery scheme is
designed under realistic physical and electrical constraints. The
demonstrator is compared to a CMOS circuit designed with the
same specifications using post-layout simulations. Both circuits
are fabricated on a 130nm 3D technology process and evaluated
based on the experimental measurements.
6.2 physical implementation
The demonstrator circuit implemented a 500MHz 80-bit parallel
I/O channel on a 5-tier TSV-based 3D-IC. The TSVs interconnections
were driven using the energy-recovery scheme, as discussed in
Chapter 5.
The target process technology allowed for a low-resistivity
backside re-distribution layer (RDL) to be deposited, which was
used to implement a high-Q integrated inductor. Stacking of dies
was not possible in the target process, so the 5-tier 3D-IC was
emulated by series-connecting TSVs in groups of 4 as is illustrated
in Figure 6.1.
The circuit consisted of a total of 640 TSVs (2× 4× 80bits), of
which half were electrically connected to the integrated inductor
during a single clock cycle. The TSV capacitance for the fabrica-
tion technology process had already been characterized and was
estimated at ∼ 40 f F (Table 2.2, page 11). Optimal device sizing
and parameters for the energy-recovery I/O circuit at 500MHz
were calculated using the methodology developed in Chapter 5
and are listed in Table 6.1.
In Figure 6.2 the schematic diagram of the energy-recovery
circuit is illustrated. The main components comprising the circuit
are: the adiabatic drivers, the pulse-to-level converters (P2LCs),
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Figure 6.1: Demonstrator circuit structure (showing 1-bit I/O channel,
face-down view).
Adiabatic driver 80-bit circuit
Wn 4.61µm (Eq.5.11) Rtotal 2.1Ω (
RTG
80 )
RTG 168Ω (Eq.5.8) Ctotal 16.5pF (80 · Cload)
CL 207 f F (Eq.5.7) Lind 6.13nH (Eq.5.4)
Table 6.1: Energy-recovery I/O circuit parameters.
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Figure 6.2: Energy-recovery I/O circuit schematic diagram.
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Figure 6.3: Adiabatic driver (layout/schematic view).
the data generator, the pulse generator, transistor M1, and the
integrated inductor. All sub-components are discussed in detail
in the following paragraphs.
6.2.1 Adiabatic driver
The adiabatic driver was based on the configuration theoretically
analysed in 5.3.1 (page 80). The adiabatic driver had 2 inputs
for the resonant pulse (RES_CLK) and the digital data (DATA)
signals, and 2 outputs for the inverted (OUT_B) and non-inverted
(OUT) signals. The layout and schematic views of the adiabatic
driver are illustrated in Figure 6.3.
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Figure 6.4: P2LC (layout/schematic view).
6.2.2 Pulse-to-level converter
The pulse-to-level converter (P2LC) was based on the simple circuit
of Figure 5.4 (page 78). The design in layout and schematic views
is illustrated in Figure 6.4. The circuit had 2 inputs for the inverted
(IN_B) and non-inverted (IN) resonant pulse, and 2 outputs for
the inverted (OUT_B) and non-inverted (OUT) digital signals.
6.2.3 Data generator
A data generator was used for generating the digital data sig-
nal required at the adiabatic driver’s input (DATA). The circuit,
which is illustrated in Figure 6.5, was a simple D-type flip-flop
configured as a toggle. The data generator had 1 input, a digital
clock signal (CLK) operating at the same frequency as the res-
onant clock, and the digital data output (Q) with a switching
activity of 1.
As discussed in 5.3.4 (page 83), there are certain timing con-
straints that must be respected for the energy-recovery circuit
to operate efficiently. The digital data received at the adiabatic
driver’s input (DATA), should switch during the period defined
by WPULSE (Figure 6.6). In the demonstrator circuit, the distribu-
tion network carrying the DATA signal to the adiabatic drivers
was carefully designed so that its delay impact was less than
WPULSE.
6.2.4 Pulse generator
The gate of transistor M1 in Figure 6.2 is controlled by a pulse
having the same frequency as the resonant clock (RES_CLK)
and width WPULSE, which is calculated using the models in 5.3.3
(page 82). This digital pulse can be generated externally of the
chip using a highly accurate laboratory signal generator. However,
wire parasitics in the path from the external signal source to the
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Figure 6.5: Data generator (layout/schematic view).
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Figure 6.6: Timing constraints for the energy-recovery demonstrator
circuit.
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Figure 6.7: Pulse generator (layout/schematic view).
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Figure 6.8: Pulse generator Input/Output signals.
gate of on-chip transistor M1 affect the rising and falling times of
the pulse, resulting in pulse widths which are difficult to control.
For that reason the pulse generator was implemented on-chip
(Figure 6.7), and could be used to generate pulses with arbitrary
widths and frequencies. The pulse generator had 2 sinusoidal
inputs (S1A, S2), supplied externally of the chip, and generated
a digital pulse with the same frequency as S1A/S2. The pulse
width was defined by the phase difference between S1A/S2 as
illustrated in Figure 6.8.
6.2.5 Integrated inductor
The integrated inductor was designed in ASITIC1 as a planar
square spiral with fixed dimensions (500µm × 500µm) and vari-
able inductance, while aiming for optimum Q factor. The simu-
1 ASITIC is CAD tool that aids in the optimization and modelling of spiral
inductors (http://rfic.eecs.berkeley.edu/~niknejad/asitic.html)
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Figure 6.9: Inductor’s Q factor simulation in ASITIC / Estimated energy
dissipation reduction per cycle over standard CMOS.
lated Q factor of the inductor for each frequency was then used
in Equation 5.5 to estimate the energy performance of the energy-
recovery circuit when compared to standard CMOS (Equation 5.2).
As can be observed in Figure 6.9, the maximum performance is
not reached at the point where the maximum Q factor is achieved,
since energy-recovery is also dependent on the operating fre-
quency. As a result the largest reduction in energy dissipation
was 40% attained at 300MHz, while the maximum Q factor re-
ported by ASITIC was 20 at 625MHz. The high Q factors were
a consequence of the large area allocated for the inductor and
the availability of the backside re-distribution layer (RDL) on the
target process technology for the implementation of the inductor,
where thick low-resistance copper paths could be deposited.
For an operating frequency of 500MHz the inductor had a Q
factor of ∼ 17, which resulted in an estimated energy reduction
of 33% in comparison to the CMOS circuit. The inductor had a
value of 6.13nH at that frequency and its design in layout view
can be seen in Figure 6.10.
6.2.6 Top level design
The various sub-components of the circuit were interconnected
using Metal1 and Metal2 layers. In the design there were two
global signals that assumed a critical role in the performance of
the circuit. The digital data signal (DATA), which was discussed
in 6.2.3, and the resonant clock (RES_CLK).
For the distribution of the data signal, buffers and interconnects
were properly sized so that the timing constraints of Figure 6.6
were respected. A sinusoidal signal, such as RES_CLK, does not
require regeneration as it carries just one frequency harmonic,
however the path itself has to be properly sized so as to make sure
that any parasitic resistances/capacitances are not significantly
affecting the target performance of the design. As was previously
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Figure 6.10: Planar square spiral inductor designed in ASITIC.
shown by Chueh et al. [19], when the driven load capacitance
in a resonant distribution network is much larger than wire
parasitic capacitance, then wire resistance is more significant for
determining both skew and energy performance.
The resonant pulse distribution topology used in this design
was an asymmetric tree, as shown in Figure 6.11, in which the
inductor forces a current at the root branch terminating on all
adiabatic drivers in parallel. As such, and considering that the
resonant pulse supplies 80 adiabatic drivers with transmission
gate resistance of RTG = 168Ω, the total load resistance seen at
the output node of the inductor is RTG80 =
168
80 = 2.1Ω. However, as
the current flows to lower branch levels in the tree the perceived
resistance increases to RTG16 ,
RTG
4 , and on the last one to RTG. Any
additional resistance from wires is going to add in series with the
adiabatic driver resistance, which in turn will induce an almost
linear effect on the energy performance, as can be estimated from
Equation 5.12.
Assuming that the total driven resistance is not desirable to
increase more than 20% and that there are 4 branch levels in
the design, each branch can tolerate wire resistance equal to
20%
4 = 5% of its value. Starting from the inductor output node
and calculating allowed wire resistivity for each branch level, the
calculated tolerances for each branch are listed in Table 6.2. These
calculated limits were used for optimally sizing the resonant
clock distribution tree in the demonstrator circuit.
To ensure a stable voltage supply at the input of the inductor
(VIND), a 1pF interdigitated metal-insulator-metal (MIM) de-
coupling capacitor [78] was designed (Figure 6.12), which was
inserted between VIND and ground. The top level design of
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Figure 6.11: Resonant pulse distribution tree.
Branch level Wire resistance
1st 5% · 16880 = 105mΩ
2nd 5% · 16816 = 525mΩ
3rd 5% · 1684 = 2.1Ω
4th 5% · 168Ω = 8.4Ω
Total load: 168+8.480 +
2.1
20 +
0.525
5 + 0.105 = 2.52Ω
Table 6.2: Calculated resistance tolerances for each wire branch in the
resonant clock distribution tree.
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Figure 6.12: Interdigitated metal-insulator-metal capacitor (fringe capa-
citor).
the energy-recovery I/O circuit in layout view is illustrated in
Figure 6.13.
6.2.7 CMOS I/O circuit
The CMOS I/O circuit which was designed for comparison pur-
poses is illustrated in the schematic diagram of Figure 6.14. The
circuit used half the number of TSVs than the energy-recovery
circuit and was composed of two basic sub-components. The data
generator, which was identical to the one discussed in 6.2.3, and
the CMOS drivers (Figure 6.15) which were properly sized to drive
the 160 f F TSV capacitance.
The top level layout view of the CMOS I/O circuit can be seen
in Figure 6.16.
6.3 post-layout simulation and comparison
The theoretically calculated parameters were used for the design
of the demonstrator circuit in Imec’s 3D130nm process technology.
In Table 6.3, the estimated energy dissipation of each circuit sub-
component is listed.
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Figure 6.13: Energy-recovery I/O circuit in layout view.
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Figure 6.14: CMOS I/O circuit schematic diagram.
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Figure 6.15: CMOS driver schematic.
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Figure 6.16: CMOS I/O circuit in layout view.
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Energy dissipation (80-bits / cycle)
Inductor 1.1pJ (Eq.5.14)
Switch M1 0.92pJ [? ]
P2LCs 0.98pJ (Simulated)
Adiabatic drivers 3.15pJ (Eq.5.12)
Total 6.15pJ
Table 6.3: Energy-dissipation theoretical calculations for Q = 17, f =
500MHz.
After parasitics extraction, the top-level design was simulated
in SPICE. The post-layout simulation results for a selection of
output signals are plotted in Figure 6.17. As can be observed
the timing constraints discussed in 6.2.3 are respected, since the
adiabatic driver’s input signal (DATA) optimally switches during
the 327ps PULSE width. It can also be seen that the resonant
clock (CLK_RES) does not fully complete its discharge cycle
before it is being forced to do so by the PULSE signal, since the
additional capacitive load induced by the wire parasitics reduces
the oscillator’s natural frequency.
Post-layout simulated energy dissipation, as well as area re-
quirements, for the energy-recovery and CMOS I/O circuits are
listed in Table 6.4. The energy dissipation of the energy-recovery
implementation is 25% more at the post-layout level in compar-
ison to the theoretical estimations. The energy overhead can be
attributed to the effect of the wire parasitics, as discussed in
6.2.6, and the transistor parasitics that are not included in the
theoretical equations. Therefore the accuracy of the theoretical
models can be considered acceptable for designing circuits based
on the proposed energy-recovery scheme.
As was expected, the dual-rail energy-recovery circuit occupies
almost double the area of the equivalent CMOS circuit and even
though both implementations have increased energy dissipation
in comparison to the theoretical calculations, the CMOS circuit
energy increases relatively more. The latter was anticipated since
the theoretical estimation of the CMOS energy dissipation was
calculated using the simple Equation 5.2, which does not account
for any additional driver stages and parasitics. The end result is
that the comparative performance favours the energy-recovery
implementation, which improves its energy savings from the
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Figure 6.17: Post-layout SPICE simulation of the energy-recovery cir-
cuit.
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Area
Energy
dissipation
(Theory)
Energy
dissipation
(Post-layout)
CMOS 1.44mm2
9.22pJ
(115 f J/bit)
(Eq.5.2)
12.65pJ
(158 f J/bit)
Energy recovery 2.64mm2 6.15pJ
(77 f J/bit)
7.68pJ
(96 f J/bit)
Difference +83% −33.3% −39.3%
Table 6.4: Post-layout simulated energy dissipation / Area require-
ments.
theoretically calculated 33.3%, up to 39.3% in the post-layout
simulations.
6.4 experimental measurements
The presented energy-recovery and CMOS I/O circuits were fabric-
ated on a 200mm wafer (Figure A.3), which contained 47 identical
dies. Micrograph images of the energy recovery and CMOS circuits
can be seen in Figures 6.18 and 6.19 respectively.
6.4.1 Measurement setup
For I/O access, a manual on-wafer measurement system was used
that allowed direct contact with the wafer and the I/O test pads
through RF probe heads (Figure A.4). I/O signal generation and
measurement was provided by laboratory instruments which
were manually controlled. The measurement setup is illustrated
in Figure 6.20.
The I/O test pads for the energy-recovery and CMOS circuits
and their equivalent instrument connections used for each test
pad are summarised in Tables 6.5 and 6.6.
6.4.2 Results
CMOS I/O circuit
In Figure 6.21 the input signal S1B and the output signal OCMOS
are shown as captured by the oscilloscope. Signal S1B, which
has a frequency of 500MHz, is used by the data generator (Fig-
ure 6.14) to generate a data signal switching at the same frequency
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Figure 6.18: Energy-recovery I/O circuit micrograph.
Figure 6.19: CMOS I/O circuit micrograph.
3xPower
Supply
2xSinewave
Generator
Probe
Head
200mm wafer
Digital
Output Oscilloscope
Figure 6.20: Measurement setup.
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Test pad Direction Instrument connection
VIND Power Power supply - >0.6V
GND Power Power supply - 0V
S1A Input
Sine-wave generator (0° Phase,
500MHz, non-50Ω-terminated)
S2 Input
Sine-wave generator (Variable
Phase, 500MHz,
non-50Ω-terminated)
EN Input
Digital Output (enable output
data switching)
OER Output Oscilloscope
VDR Power
Power supply (adiabatic
drivers+P2LCs) - 1.2V
VBUF1 Power Power supply (Buffers) - 1.2V
Table 6.5: Energy-recovery circuit instrument connections.
Test pad Direction Instrument connection
VCMOS Power
Power supply (CMOS drivers) -
1.2V
GND Power Power supply - 0V
VBUF2 Power Power supply (Buffers) - 1.2V
S1B Input
Sine-wave generator (0° Phase,
500MHz, non-50Ω-terminated)
OCMOS Output Oscilloscope
EN Input
Digital Output (enable output
data switching)
Table 6.6: CMOS circuit instrument connections.
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S1B
OCMOS
Figure 6.21: Oscilloscope output for signals S1B and OCMOS.
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Figure 6.22: Measured/simulated power dissipation for the CMOS cir-
cuit.
that passes through the TSVs and is output on OCMOS. Therefore,
the measured result on the oscilloscope suggests that the circuit
is operating as expected.
The proper operation of the circuit is also verified by measuring
power and energy per cycle dissipation on pad VCMOS. The
power dissipation of the two dies measured is approximately
linear as expected by simulations (Figure 6.22), while energy
dissipation approximately constant (Figure 6.23). In addition,
absolute power and energy dissipation values closely match post-
layout simulations.
Energy-recovery I/O circuit
Input signal S1A and output signal OER can be seen in Fig-
ure 6.24 as captured by the oscilloscope. The output at OER
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Figure 6.23: Measured/simulated energy dissipation for the CMOS
circuit.
S1A
OER
Figure 6.24: Oscilloscope output for signals S1A and OER.
shows a data signal switching at 500MHz as expected. The slow
rising edge of the data signal suggests higher than anticipated
parasitics at the OER I/O pad, though the functionality of the
circuit is not affected.
The energy dissipation is calculated by measuring the input
current on I/O test pads VIND and VDR. The results for the two
dies measured can be seen in Figure 6.25. The energy dissipation
shows an approximately constant relation to frequency, similar to
the CMOS circuit, which does not correlate with post-layout simu-
lations. A properly operating energy-recovery circuit would be
expected to show minimum energy dissipation at the resonance
frequency (∼ 500MHz).
Since the energy-recovery circuit shows CMOS-type energy dis-
sipation, it was estimated that the inductor could not resonate
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Figure 6.25: Measured/simulated energy dissipation for the energy-
recovery circuit.
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Figure 6.26: Energy-recovery I/O circuit with fault hypothesis.
properly and a hypothesis was made that the cause was a larger
than anticipated parasitic capacitance on the integrated inductor.
To determine whether the hypothesis is valid, a 200pF capacitor
is inserted in the circuit schematic, connected at the output of
the inductor as shown in Figure 6.26. The new circuit is simu-
lated, and as can be seen in Figure 6.27, the output signal at OER
switches properly even though the resonant clock (RES_CLK) is
not oscillating. The simulated energy dissipation of the circuit
with the fault hypothesis can be seen in Figure 6.28, and as can
be observed it is very similar to the experimental measurements,
both in terms of absolute values and frequency relation.
6.5 summary and conclusions
In this chapter, the design approach of a demonstrator circuit
was presented for evaluating the energy-recovery 3D interconnect-
ing scheme. Expanding on the theoretical analysis proposed in
Chapter 5, practical design issues were discussed and methods
were suggested for overcoming them.
The circuit was designed and implemented on an experimental
130nm 3D process technology and post-layout simulations res-
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Figure 6.27: Simulation of circuit with fault hypothesis.
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Figure 6.28: Measured energy dissipation and simulation of circuit with
fault hypothesis.
ults, including parasitics, were shown and interpreted. The post-
layout results revealed that the demonstrator circuit dissipated
25% more energy per cycle than the value estimated by the-
ory, however the energy overhead was attributed to the effect
of the wire/transistor parasitics, which are not included in the
theoretical models. Nevertheless, the energy-recovery I/O circuit
dissipated 39% less energy per cycle than the equivalent CMOS
circuit implemented on the same process technology.
Experimental measurements demonstrated that the fabricated
CMOS I/O circuit closely matched the energy-dissipation estim-
ated by post-layout simulations. However, the energy-recovery
I/O circuit did not operate as expected and as a result its was
not possible to evaluate the energy-recovery 3D interconnecting
scheme on-chip. Using simulation data, the fault was attributed
to higher than anticipated integrated inductor parasitics.
7
C O N C L U S I O N S
Planar on-chip interconnects have become a major concern in
modern processes, as their impact on IC performance has been
progressively increasing with each technology node. In recent
years, 3D interconnects based on vertical TSVs have been proposed
as a possible solution to the interconnect bottleneck. TSVs have
the potential to offer the best all around technology for meet-
ing future technology trends, with their advantages including
reduced parasitics, and high interconnection density.
As TSV is a relatively recent 3D interconnect technology, there
are still challenges to be overcome before TSVs can be widely
adopted and commercialised. Issues in the fabrication of TSV
devices are in the process of being resolved, or solutions have
already been found. For implementing TSV-based 3D-ICs with
more complex functionalities than simple test chips, 3D design
methodologies and tools are needed which are still at their in-
fancy stage. Accurate perception of the TSV characteristics that
influence circuit performance is a major step towards the devel-
opment of design methodologies and tools for 3D-ICs.
Key TSV characteristics are the TSV parasitic capacitance, and
thermomechanical stress distribution. The parasitic capacitance
affects delay and power consumption of signals passing through
the TSV interconnect, while thermomechanical stress affects MOS-
FET device mobility in the vicinity of TSVs. For extracting these
parameters accurately and under different conditions, sophist-
icated test structures were presented in this work which were
fabricated and evaluated on an experimental 3D process.
Although the TSV parasitic capacitance is small, it may still
become an important source of power consumption as TSVs are
implemented in large, densely interconnected 3D-SoCs. Since con-
ventional low-power design techniques based on voltage scaling
represent a technical challenge in modern technology nodes,
a novel TSV interconnection scheme with frequency-dependent
power consumption was proposed in this work based on energy-
recovery logic. The proposed scheme was analysed using the-
oretical modelling, while a demonstrator IC was designed and
fabricated on a 130nm 3D process.
The contributions of this thesis as presented in the previous
chapters are summarised in the following sections, as well as
possible directions for future work.
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7.1 main contributions
From the parasitics associated with a TSV, capacitance assumes
the most significant role on its electrical properties, such as en-
ergy dissipation and delay, thus accurate characterization of the
TSV capacitance is highly desirable when designing a 3D system.
In Chapter 3, a group of test structures were presented for the
electrical characterization of the TSV parasitic capacitance un-
der various conditions. The test structures were based on the
CBCM technique, which has been used in the past for measuring
BEOL metal interconnect parasitic capacitances, and MOSFET ca-
pacitances. The presented test structures were fabricated on a
65nm 3D process and the measurement results were statistically
analysed in terms of TSV capacitance die-to-die (D2D), and die-to-
wafer (D2W) variability. Comparison of the measurement data to
simulated oxide liner thickness variation for the specific process,
revealed the oxide liner as a major contributor to the observed
TSV capacitance variability. Measurement results also confirmed
the effect of TSV pitch on the parasitic capacitance, as has been
previously reported in the literature for a different process. The
proposed CBCM-based TSV capacitance measurement technique
was shown to be superior to conventional LCR measurements,
producing both accurate measurement results as well as less
outliers (less defective samples) in the measurement data.
The integration of TSV 3D interconnects in CMOS technology has
been shown to induce thermomechanical stress on the silicon (Si)
substrate. Thermomechanical stress can have an impact on active
device carrier mobility implemented on the same Si substrate,
thus monitoring and controlling stress is crucial for designing TSV-
aware circuits with predictable performance. Simulations using
finite element method (FEM) modelling predict a complex ther-
momechanical stress distribution, which emphasises the need for
sophisticated characterization structures that can monitor stress
impact with precision and verify simulation models. In Chapter
4, a test structure was presented for indirectly monitoring of the
TSV-induced thermomechanical stress distribution by measuring
its effect on transistor saturation current. The structure implemen-
ted arrays of MOSFET devices superimposed with TSVs in various
configurations, and enabled accurate measurement of individual
devices by combining digital selection logic with four-terminal
sensing. Imec’s experimental 65nm 3D process was characterized
using the presented test structure, extracting the thermomechan-
ical stress effect on PMOS devices, which was found to be on par
with simulation estimations.
In future large, densely interconnected 3D-SoCs, the TSV parasitic
capacitance may become an important source of energy dissip-
ation. Energy-recovery logic is an interesting low-power design
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approach, as it is not limited by voltage scaling which represents
a technical challenge in modern technology nodes. In Chapter
5, the potential of the energy-recovery technique was investig-
ated for reducing the energy dissipation of TSV interconnects
in 3D-ICs. The proposed energy-recovery scheme was analysed
using theoretical modelling, generating equations for energy dis-
sipation and optimum device sizing. The model accuracy was
evaluated against SPICE simulations, which showed good cor-
relation with the theoretical estimations on a 130nm technology
process. Comparison of the energy-recovery scheme to conven-
tional static CMOS demonstrated favourable energy performance
for the energy-recovery scheme for low operating frequencies
and high Q factors, switching activities, and TSV capacitances.
The theoretical models developed in Chapter 5 were used for
designing a energy-recovery 3D demonstrator circuit in Chapter
6, under realistic physical and electrical constraints. The energy-
recovery circuit and its CMOS equivalent were fabricated on a
130nm 3D process technology and post-layout simulations showed
that the energy-recovery circuit dissipated 39% less energy per
cycle than the CMOS circuit on the same process technology. Exper-
imental measurements and comparison to simulations confirmed
the proper operation of the fabricated CMOS circuit, however the
energy-recovery circuit did not operate as expected and as a res-
ult its was not possible to evaluate the proposed energy-recovery
scheme on a chip. Using simulation data, the fault was attributed
to higher than anticipated integrated inductor parasitics.
7.2 future work
The CBCM-based test structures in Chapter 3 were shown to be at
least as accurate as external instruments for characterizing TSV
capacitance. Considering that CBCM can evaluate single-ended
TSVs, it could prove a valuable tool for testing TSVs prior to die
stacking, which is a critical step for keeping 3D-IC yield acceptable.
Measuring the TSV parasitic capacitance can provide with import-
ant information about the quality of the fabricated TSV device,
since even slight variations in process parameters will affect its
parasitic capacitance, as was demonstrated in Chapter 3. CBCM is
simpler and potentially more accurate than other techniques that
have been proposed in the literature for the same role, such as
RC constant measurement using sense amplification [16].
In Chapter 4, the experiences learned from evaluation of the
experimental measurements results could be potentially used for
designing improved thermomechanical stress characterization
structures for next generation TSV processes:
1. The transistors should be in a regular grid in the array for
simple processing of the measurement data.
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2. The boundary conditions of transistors should be carefully
designed as they have an considerable effect on transistor
matching and thus measurement accuracy.
3. Distances of interest are generally < 8µm, thus the arrays
could be smaller and more dense in the area in proximity
to the TSV.
4. Mechanisms are required to detect faults in the digital
selection logic when the implementation process is expected
to have low-yield issues.
Furthermore, in a future work the thermomechanical stress effect
on NMOS devices should be measured, which were not evaluated
in this project. Simulations predict that NMOS devices are much
less affected by thermomechanical stress than PMOS devices, thus
the approach used in this work might not be sufficiently accurate
to extract stress effect on NMOS mobility.
In Chapter 5, the energy-recovery scheme proposed could use a
different encoding technique than dual-rail as a possible improve-
ment. A suggested encoding is 1-out-of-4 [74], since only charges
a single output at any given cycle, which can potentially save up
to 50% energy in comparison to dual-rail. Also, the demonstra-
tion of the energy-recovery scheme feasibility on a chip is still
pending, since the energy-recovery 3D demonstrator discussed
in Chapter 6 failed to operate properly. The fault was attributed
to higher than anticipated integrated inductor parasitics, thus
the same circuit should be implemented in the future with an
improved inductor design for verifying the proposed theory.
A
A P P E N D I X A : P H O T O S
Figure A.1: 3D65 300mm wafer (on chuck).
Figure A.2: Probe card.
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Figure A.3: 3D130 200mm wafer (on chuck).
ProbeHead Microscope
Figure A.4: Probe head.
B
A P P E N D I X B : S TAT I S T I C S
mean (µ)
In a given data set, the mean is the sum of the values divided by
the number of values. The mean represents the average value in a
population. If xi is a value in the data set and n the total number
of values, the mean µ can be calculated as:
µ =
1
n
n
∑
i=1
xi
median (m)
The median is useful for skewed distributions and represents the
arithmetic value that the majority of the values in a data set tend.
The median of a normal distribution with mean µ and variance
σ2 is the same as the mean.
standard deviation (σ)
Standard deviation is used for measuring variability in a data
set. It shows how much variation there is from the mean value.
To calculate the standard deviation of a data set, first the square
of the difference of each value from the mean is calculated, and
then the square root of the mean gives the standard deviation.
A normal distribution contains 68.2% of its values within ±1σ.
Other distributions can have a different spread, and typically a
low standard deviation indicates low variability, whereas a high
standard deviation increased variability.
standard deviation of the mean (σµ )
The standard deviation of the sampled mean (σµ) provides in-
formation on the precision of the calculated mean of a data set.
This is especially useful in experimental measurements, where
the certainty of the data being an accurate representation of the
measured physical quantity increases the more the measurement
is repeated.
Assuming there is a data set X with n values xi of mean µ:
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variance(X) = σ2X
variance(µ) = variance( 1n ∑
n
i=1 xi) =
1
n2 variance(∑
n
i=1 xi) =
1
n2 ∑
n
i=1 variance(xi) =
n
n2 variance(X) =
1
n variance(X) =
σ2X
n →
σµ =
σX√
n
coefficient of variation
The coefficient of variation is the ratio of the standard deviation
σ to the mean µ :
CV =
σ
µ
It can be more useful in determining variability in a population
than standard deviation, as in contrast to standard deviation
coefficient of variation is a dimensionless number often expressed
as percentage.
outlier
Outliers are values in a data set that are numerically distant from
the rest of the data. Observing, and sometimes removing, the
outliers is crucial in experimental measurement as these values
usually indicate a measurement error or other malfunction. De-
termining outliers is generally subjective to the observer as there
is no specific mathematical definition of what constitutes outliers.
Typically the outliers are located by observing the probability
distribution function of a data set.
kruskal–wallis [34]
Kruskal–Wallis one-way analysis of variance compares the medi-
ans of two or more data sets to determine if the samples originate
from separate populations. This analysis tests the null-hypothesis
that there is no relationship between the data sets, calculating the
probability of the data sets originating from the same population
and rejecting the null-hypothesis if it is less than a significance
level. The Kruskal–Wallis test can be used on data sets that do
not have a normal distribution and their variances do not have to
be equal.
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